PATENT ABSTRACTS OF JAPAN

HO1L 27/108


7594367 (11) Publication number: 1998 (43) Date of publication of application:


H01F 51/3062 H01F 51/58 (21)[UF:CF] H01F 51/168

H01L 21/8242 (21)Application number: 09–103644 (71)Applicant: SONY CORP

(22)Date of filing: 21.04.1997 (72)Inventor: MAKANISHI YOSHIMASA

KIMURA TADAYUKI





(54) MANUFACTURE OF SEMICONDUCTOR DEVICE

by using the first mask layer 21 with a second contact contact hole CH2 penetrating the insulating film is made the side wall mask layer 23a as a mask. A second first mask layer 21 using the second mask layer 22 and CH2 connected to the first contact hole is made in the opening of the first contact hole. A second contact hole layer 23a is formed for reducing the diameter of the is made in the second mask layer 22. A side wall mask is formed on the first mask film 21. A first contact hole formed on the insulating film 20. A second mask film 22 semiconductor substrate 10. A first mask layer 21 is SOLUTION: An insulating film 20 is formed on a short circuits of wiring or etching stops. contacts with a reliability of wiring which does not cause manufacturing a semiconductor device having miniscule PROBLEM TO BE SOLVED: To provide a method for (57)Abstract:

hole as a mask. The connected first and second contact holes are filled with conductive substance to form a

SUTATE JADEJ

wiring layer.

[Date of request for examination]

[Date of sending the examiner's decision of

rejectionJ

[Kind of final disposal of application other than the examiner's decision of rejection or

application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

	·	
		·

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2000 Japan Patent Office

	·		
	•		
. ,			

A,786492-01,9U

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this

translation.

1. This document has been translated by computer.So the translation may not reflect

the original precisely.

2. **** shows the word which can not be translated.

3.In the drawings, any words are not translated.

ot

 \mathbf{g}

91

CLAIMS

[(a)misIO]

[Claim 1] The manufacture method of a semiconductor device characterized by providing the following. The process which forms an insulator layer on a semiconductor substrate. The process which forms the 1st mask layer on the aforementioned insulator layer. The process which forms the 2nd mask layer in the upper layer of the 1st contact hole to the aforementioned 2nd mask layer, and the process which forms in the contact hole to the aforementioned 2nd mask layer, and the process which narrows the diameter of opening of the 1st contact hole of the above, The process which uses the aforementioned 2nd mask layer and the aforementioned sidewall mask layer as a mask, and carries out opening of the 1st contact hole of the above, and the 2nd contact hole open for free passage to the aforementioned 1st mask layer, The process which carries open for free passage to the aforementioned 1st mask layer, The process which carries ont opening of the 2nd contact hole to which the 2nd contact hole of the above uses as out opening of the 2nd contact hole to which the 2nd contact hole of the above uses as

		·
•		

a mask the 1st mask layer by which opening was carried out, and penetrates the aforementioned insulator layer, and the process which embeds the 1st contact hole of the above which carries out a free passage, and the 2nd contact hole by the conductor,

and forms a wiring layer.

[Claim 2] The manufacture method of a semiconductor device according to claim 1 that the process which carries out opening of the 2nd contact hole to the aforementioned 1st mask layer is a process at which the aforementioned 1st mask layer is penetrated

and the aforementioned insulator layer is exposed.

[Claim 3] The manufacture method of the semiconductor device according to claim 1 which is the process to which the process which carries out opening of the 2nd contact hole hole to the aforementioned 1st mask layer carries out opening of the 2nd contact hole which penetrates the aforementioned 1st mask layer and reaches above the

[Claim 4] The manufacture method of a semiconductor device according to claim 1 that the process which carries out opening of the 2nd contact hole which uses the aforementioned 1st mask layer as a mask, and penetrates the aforementioned insulator layer is a process which removes the aforementioned 2nd mask layer and the

aforementioned sidewall mask layer simultaneously.

[Claim 5] The manufacture method of a semiconductor device according to claim 1 of having the process which removes the aforementioned 2nd mask layer and the aforementioned sidewall mask layer between the process which carries out opening of the aforementioned 1st mask layer, and the process which carries out opening of the aforementioned 1st mask layer, and the process which carries out opening of the aforementioned 1st mask carries out opening of the 2nd contact hole which uses the aforementioned 1st mask

layer as a mask, and penetrates the aforementioned insulator layer.

[Claim 6] The manufacture method of the semiconductor device according to claim 1 which forms the aforementioned 1st mask layer with the material which can take the

aforementioned insulator layer and etch selectivity.

storementioned insulator layer.

97

07

91

10

 \mathbf{g}

[Claim I] The manufacture method of the semiconductor device according to claim I which forms the aforementioned 2nd mask layer and a sidewall mask layer with the

material which can take the aforementioned 1st mask layer and etch selectivity.

[Claim 8] The manufacture method of the semiconductor device according to claim 7 which forms the aforementioned 1st mask layer with contest polysilicon, and forms the aforementioned 2nd mask layer and a sidewall mask layer by the silicon oxide or the

[Claim 9] The manufacture method of the semiconductor device according to claim 7 which forms the aforementioned 1st mask layer by the silicon nitride, and forms the aforementioned 2nd mask layer and a sidewall mask layer by contest polysilicon or the

silicon oxide.

[Claim 10] The manufacture method of the semiconductor device according to claim 1 which is the process of the opening process of the 2nd contact hole in which one of processes carries out the opening process of the 2nd contact hole in which one of processes carries out

opening by the plasma etching of low voltage high density at least. [Claim 11] The manufacture method of a semiconductor device according to claim 10 that the plasma etching of the aforementioned low voltage high density is the plasma etching of either an efficient consumer response type, an ICP type or a helicon wave

[Claim 12] The manufacture method of the semiconductor device formed by material characterized by providing the following. The process which forms an insulator layer on a semiconductor substrate. The process which carries out opening of the 1st contact hole to the aforementioned mask layer. The process which forms in the wall of the 1st contact hole of the above the sidewall mask layer which narrows the diameter of opening of the 1st contact hole of the above the sidewall mask layer which carries out opening of opening of the 1st contact hole of the above, The process which carries out opening of opening of the 1st contact hole of the above, The process which carries out opening of opening of the 1st contact hole which uses the aforementioned mask layer and the

25

07

91

10

silicon nitride.

	·			
•	,			

aforementioned sidewall mask layer as a mask, and penetrates the aforementioned sidewall mask layer as a mask, and penetrates the above which insulator layer, The process which embeds the 1st contact hole by the conductor, and forms a wiring layer, It has the process which removes the aforementioned mask layer and the aforementioned sidewall mask layer, and is etch selectivity to the aforementioned wiring layer about the aforementioned mask layer and the aforementioned sidewall mask layer. [Claim 13] The manufacture method of the semiconductor device according to claim 12 by the silicon nitride, and forms the aforementioned wiring layer with contest polysilicon. Using 14] The manufacture method of the semiconductor device according to claim 14 which forms the aforementioned mask layer and the aforementioned sidewall mask layer with the material which can take the aforementioned insulator layer and etch selectivity. [Claim 15] The manufacture method of the semiconductor device according to claim 14 which forms the aforementioned insulator layer by the silicon oxide, forms the aforementioned mask layer and the semiconductor device according to claim 14 which forms the aforementioned insulator layer by the silicon oxide, forms the aforementioned mask layer and the storementioned sidewall mask layer by the silicon oxide, forms the aforementioned mask layer and the aforementioned sidewall mask layer by the silicon oxide, forms the aforementioned mask layer and the aforementioned sidewall mask layer by the silicon oxide, forms the aforementioned mask layer and the aforementioned sidewall mask layer by the silicon oxide, forms the aforementioned mask layer and the aforementioned sidewall mask layer by the silicon oxide, forms the aforementioned mask layer and the aforementioned sidewall mask layer and the silicon oxide, forms the aforementioned mask layer and the silicon oxide, forms the aforementioned mask layer and the silicon oxide, forms the aforementioned mask layer and the silicon oxide, forms the aforementioned

nitride, and forms the aforementioned wiring layer with contest polysilicon.

[Claim 16] The manufacture method of the semiconductor device according to claim 12 which is the process of the opening process of the lat contact hole of the above, and the opening process of the 2nd contact hole in which one of processes carries out

opening by the plasma etching of low voltage high density at least. [Claim 17] The manufacture method of a semiconductor device according to claim 16 that the plasma etching of the aforementioned low voltage high density is the plasma etching of either an efficient consumer response type, an ICP type or a helicon wave

₽

٠,

plasma type.

50

91

		·	

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[1000]

[The technical field to which invention belongs] this invention relates to the manufacture method of a semiconductor device.

[0002]

[Description of the Prior Art] High integration of VLSI in recent years progressed to the next generation in three years, a former generation's reduction—ization 70 percent's was performed and the design rule has also realized improvement in the speed of a semiconductor device with reduction—izing. This high integration has been attained by progress of the ultra—fine processing technology in the manufacturing process of a semiconductor device, especially high resolution—ization of optical exposure technology. It has been attained by highly efficient—ization of an aligner, resist material, and a resist process, high resolution—ization of optical exposure technology satisfying the

dimensional accuracy corresponding to the design rule, and superposition precision.

[0003] When the optical exposure technology in which pattern size was 1.0–0.5 micrometers made memory the example, it corresponded to 16MDRAMs from 1MDRAM, and light which carries out pattern exposure was short-wavelength-ized by i line (365nm) from g line (436nm) as a big change in the meantime. Now, although LSI of 0.35-micrometer rule which used i line is the main force, with 0.25-micrometer rule, the technology exposed using a KrF excimer laser (248.8nm) is developed, and examination technology exposed using a KrF excimer laser (248.8nm) is developed, and examination

of mass-production-izing is performed.

[0004] However, in the aligner for 0.25-micrometer mass productions announced recently, maintenance of the trend of detailed-izing of a cell size is becoming difficult. The shortage of an improvement of dispersion in the alignment of a stepper is the

25

91

10

ç

	·		
. ,			

cause, and since dispersion in alignment is large, this is because the design margin of alignment must be enlarged. In spite of having reduction-ized wiring width of face as a

[0005] As one of them, the self-adjustment contact (below Self Aligned Contact; SAC, abbreviation) technology which can make unnecessary the design margin on the mask

for the alignment of a contact hole process attracts attention.

result, reduction-izing of a cell size is difficult. Therefore, dew

[0006] it is in the method of forming SAC which is the technology said to be able to make the design margin of this alignment unnecessary partly, and, as for all, what a process has the fault which becomes complicated somewhat in is common compared

with the method only using the conventional exposure However, it is thought that the

adoption is indispensable and various researches will be made about SAC in the future. [0007] However, Si 3N4 thin to the method of putting SAC in practical use It is required to clear the high etching technology of the degree of difficulty in which etching is stopped on a film. Opposite Si 3N4 As a quantity selection-ratio process, although it

changes a little also with electric discharge methods of equipment, CF system protective cost is used fundamentally, and it is SiO2. How to prevent degradation of an

etch rate by using high-density plasma is considered.

97

07

91

OI

ç

[0008] However, it must be said with SAC technology being total and seeing it that there are still many technical problems. Then, a sidewall is formed in the contact hole wall of the layer used as the mask for carrying out opening of the contact hole which is known from the former, and the method of narrowing and carrying out opening of the

path of a contact hole is tried. [0009] The cross section of the semiconductor device manufactured with the application of the above-mentioned method is shown in drawing 29. Elements, such as an MOS transistor which is not illustrated on the semiconductor substrate 10, are formed, and the insulator layer 20 which consists of a silicon oxide is formed in the formed, and the insulator layer 20 which reaches the semiconductor substrate 10 upper layer. Opening of the contact hole which reaches the semiconductor substrate 10

		·	
		·	
	·		

is carried out to the insulator layer 20, it embeds in a contact hole, wiring layer 30a is

embedded, and it has connected with the semiconductor substrate 10. [0010] The manufacture method of the above-mentioned semiconductor device is explained below. First, as shown in drawing 30 (a), on the semiconductor substrate 10, elements, such as an MOS transistor which is not illustrated, are formed, after making a silicon oxide deposit on the upper layer, carrying out flattening by the reflow or etchback and forming an insulator layer 20, contest polysilicon is made to deposit and the mask layer 21 is formed. The resist film R1 which carried out patterning to the contact hole pattern of 0.4 micrometerphi is formed in the upper layer of the mask layer.

21 by the excimer stepper. [0011] Next, as shown in drawing 30 (b), RIE (reactive ion etching) etc. is etched and the 1st contact hole CH1 to which an insulator layer 20 is exposed is formed in the

mask layer 21. [0012] Mext, as shown in drawing 30 (c), embed the inside of the 1st contact hole CH1 for contest polysilicon, the mask layer 21 upper surface is made to deposit on the whole

surface in about 100nm thickness, and the layer 23 for sidewall masks is formed. [0013] Next, as shown in drawing 31 (d), RIE etc. performs etchback and sidewall mask layer 23a of contest polysilicon is formed. Thereby, the diameter of opening of a

contact hole can be narrowed to about 0.2 micrometerphi. [0014] Next, as shown in drawing 31 (e), by using the mask layer 21 and sidewall mask layer 23a as a mask, RIE etc. is etched and opening of the 2nd contact hole CH2 to which an insulator layer 20 is penetrated and the semiconductor substrate 10 is exposed is carried out. By formation of sidewall mask layer 23a, the diameter of opening

of the 2nd contact hole CH2 can be set to about 0.2micrometerphi.

[0015] Next, as shown in drawing 31 (f), embed the 2nd contact hole CH2, contest polysilicon is made to deposit on the whole surface, and the embedding wiring layer 30

is formed.

52

50

91

[0016] Mext, the polysilicon contest layer which embeds, for example by etching of RIE etc., carries out etchback of the wiring layer 30, and is in the exterior of a contact hole is removed, embedding wiring layer 30s embedded at the contact hole is formed, and it

results in drawing 29. [0017] According to the above-mentioned method, it differs from the above-mentioned SAC, and is opposite Si 3N4. Opening of the detailed contact hole about 0.1-0.2 micrometer [of diameters of opening] phi can be attained by applying the approach from the former that new processes, such as quantity selection-ratio conditions, are unnecessary, and clear a micro loading effect carefully.

[8100]

97

07

91

10

[Problem(s) to be Solved by the Invention] However, when opening of the very detailed contact hole of 0.1-0.2 micrometerphi is carried out in 0.25-micrometer rule generation using this technology, If the aspect ratio of a contact hole carries out opening of the Arawing 32 (a) The fall of the dirty rate by the micro loading effect arises, when extreme, as shown in drawing 32 (b), the phenomenon in which advance of etching stops in the

dirty stop ES arises, and poor opening of a contact hole arises.

[0019] Although etching of the insulator layer 20 which consists of a silicon oxide which is opening of the 2nd above-mentioned contact hole advances by the incidence of etching ion, depositing the fluorocarbon film to insulator layer 20 front face, in order that incidence ion may become unable to be able to reach even at the hole para basilaris ossis occipitalis easily and deposition of a superfluous fluorocarbon film may suppress an etching reaction, in the contact hole of a high aspect ratio, generating of a

micro loading effect or a dirty stop produces it. [0020] Therefore, if etching which suppressed deposition of a fluorocarbon film is performed, although generating of a micro loading effect or a dirty stop can be suppressed, when deposition of a fluorocarbon film is suppressed, there is a problem to

•			

polysilicon also has low structure of etch selectivity is cited as this cause. [0021] Drawing 34 and 35 etch by making the contest selection ratio for polysilicon amall, and show the configuration of the semiconductor device at the time of carrying out opening of the contact hole. As shown in drawing 34 (a), it has wiring layers, such as semiconductor substrate 10, and opening of the contact hole is carried out to the inculator layer 20 of the upper layer. By having made the contest selection ratio for polysilicon small, as shown in drawing 34 (b), the front face before etching of the sidewall mask layer 21a and the mask layer 21 which were shown by the dotted line in sidewall mask layer 21a and the mask layer 21 which were shown by the dotted line in drawing will carry out retreat B, a mask layer will be thin-film-ized, and the diameter of

97

07

91

OL

opening will be expanded.

substrate 10 in this etchback, a substrate can be scooped out, X may arise, and increase of contact resistance etc. will cause poor contact. Moreover, the diameter of opening of a contact hole is expanded, the distance of wiring layers, such as the gate electrode 31, and the wiring layer in a contact hole is narrow in Part S, and

short-circuit of a poor proof pressure or wiring may be caused.

[0023] Although there is a method of thickening thickness of a mask layer and making retreat of the mask layer in opening etching of a contact hole suppress in order to solve the above problems, since the aspect ratio of a contact hole becomes still higher in this case, there is a possibility of making easy to cause generating of a micro loading effect or a dirty stop. Moreover, if thickness of the mask layer of contest polysilicon is effect or a dirty stop. Moreover, if thickness of the mask layer of contest polysilicon is thickness of the mask layer of contest polysilicon is thickness of the mask layer is desired also for tends to produce is reported and thin film-ization of a mask layer is desired also for

expansion of a margin. [0024] It is offering the manufacture method of a semiconductor device which this invention's is made in view of the above-mentioned trouble, therefore the purpose of this invention forms a sidewall in a contact hole wall, suppresses thin-film-izing of a mask layer, and retreat of a sidewall mask layer in the method of narrowing and carrying out opening of the diameter of opening of a contact hole, and neither short-circuit of wiring nor an etching stop produces of having the detailed contact which secured the reliability of wiring.

[0025]
[Means for Solving the Problem] In order to attain the above-mentioned purpose, the manufacture method of the semiconductor device of this invention The process which forms an insulator layer on a semiconductor substrate, and the process which forms the 1st mask layer on the aforementioned insulator layer, The process which forms the 1st mask layer on the aforementioned insulator layer, and the process which forms the process which forms the 2nd 1st mask layer in the upper layer of the aforementioned 1st mask layer, and the process

97

50

91

OI

which carries out opening of the 1st contact hole to the aforementioned 2nd mask layer,

·				
		•		
, ·				

The process which narrows the diameter of opening of the 1st contact hole of the above, mask layer which narrows the diameter of opening of the 1st contact hole of the aforementioned. The process which uses the aforementioned 2nd mask layer and the aforementioned 1st contact hole of the above, and the 2nd contact hole open for free passage to the aforementioned 1st mask layer, It has the process which carries out opening of the 2nd contact hole to which the 2nd contact hole of the above uses as a mask the 1st mask layer by which opening was 2nd contact hole of the above uses as a mask the 1st mask layer by which opening was carried out, and penetrates the aforementioned insulator layer, and the process which embeds the 1st contact hole of the above which carries out a free passage, and the 2nd embeds the 1st contact hole of the above which carries out a free passage, and the 2nd embeds the 1st contact hole of the above which carries out a free passage, and the 2nd

contact hole by the conductor, and forms a wiring layer.

layer from the mask layer of the conventional method, the aspect ratio of the 2nd pressur", wiring short-circuit, etc. Moreover, it is possible to thin-film-ize the 1st mask expansion of the diameter of opening is suppressed, it is hard to cause a poor proof structurally is used as the mask, retreat of the shoulder of opening is suppressed and selection ratio does not have the sidewall mask layer of contest low polysilicon hole over this insulator layer, since the 1st mask layer which is the structure where a layer by using this 1st mask layer as a mask. In the opening process of the 2nd contact layers as a mask Next, opening of the 2nd contact hole is carried out to an insulator opening of the 2nd contact hole is carried out to the 1st mask layer by using 2 mask L next, / the sidewall mask layer which narrowed this diameter of opening, and] --1st contact hole, and the diameter of opening of the 1st contact hole is narrowed. the is formed in the 2nd mask layer. Mext, a sidewall mask layer is formed in the wall of this formed, and the 2nd mask layer is formed in the upper layer. Mext, the 1st contact hole have the sidewall mask layer of contest low polysilicon structurally in the upper layer is substrate, the 1st mask layer used as the structure where a selection ratio does not above-mentioned this invention, an insulator layer is first formed on a semiconductor [0026] According to the manufacture method of the semiconductor device of the

25

07

gt.

10

 \mathbf{g}

contact hole can be made smaller than before, and it is hard to cause poor opening, such as a dirty stop. From these things, the early diameter of opening can be maintained [be \ under \ etching \ letting it pass \ it], and opening of the contact hole of the detailed simultaneously perpendicular configuration where the unreliable reliability of wiring with poor contact hole openings, such as a micro loading effect and an etching of wiring with poor contact hole openings, such as a micro loading effect and an etching

stop, was secured can be carried out. [0027] moreover, since retreat of this 1st mask layer is suppressed, even if it thin-film-izes thickness of the embedding wiring layer when embedding the 2nd contact hole by the conductor rather than the conventional method, the depression of a contact hole upper part portion can be made small, the plug loss when carrying out etchback of the embedding wiring layer can be suppressed small, and a semiconductor substrate is the embedding wiring layer can be contact junction can be formed, without causing received — it can scoop out — etc. — contact junction can be formed, without causing

[0028] The manufacture method of the semiconductor device of the above-mentioned this invention is a process at which the process which carries out opening of the Snd contact hole to the aforementioned 1st mask layer penetrates the aforementioned 1st mask layer, and exposes the aforementioned insulator layer suitably, or is the process which carries out opening of the 2nd contact hole to the aforementioned 1st mask layer and reaches above the aforementioned 1st mask layer and reaches above the aforementioned 1st mask layer and reaches above the aforementioned insulator layer. Since opening of the contact hole which narrowed the path can be carried out to the 1st mask layer and opening of the 2nd contact hole can next be carried out to an insulator layer by using this 1st mask layer as a mask, opening of the contact hole with the high reliability which suppressed expansion of the diameter of contact hole with the high reliability which suppressed expansion of the diameter of opening etc. can be carried out.

[0029] The process which carries out opening of the 2nd contact hole which the manufacture method of the semiconductor device of the above-mentioned this

97

07

gt

10

poor contact

invention uses the storementioned 1st mask layer as a mask suitably, and penetrates the aforementioned insulator layer is a process which removes the aforementioned 2nd mask layer and the aforementioned sidewall mask layer simultaneously. When the 2nd mask layer and a sidewall mask layer carry out opening of the 2nd contact hole to the 1st mask layer, they end the role. Since thin film-ization of a mask layer can be attained and is further performed simultaneously with opening of the 2nd contact hole to an insulator layer when after opening removes the 2nd contact hole to the 1st mask layer,

[0030] The manufacture method of the semiconductor device of the above-mentioned this invention has suitably the process which removes the aforementioned 2nd mask layer and the aforementioned sidewall mask layer between the process which carries out opening of the 2nd contact hole which uses the aforementioned 1st mask layer as a mask, and penetrates the aforementioned is the layer as a mask, and penetrates the aforementioned insulator layer. When after opening removes the 2nd contact hole to the 1st mask layer, thin film-ization of a mask layer can be attained and a micro loading effect etc. can be

suppressed further.

[0031] The manufacture method of the semiconductor device of the above-mentioned this invention forms the aforementioned 1st mask layer suitably with the material which can take the aforementioned insulator layer and etch selectivity. Thereby, retreat of the 1st mask layer, expansion of the diameter of opening of a contact hole, etc. in opening

of the 2nd contact hole to an insulator layer can be suppressed further. [0032] The manufacture method of the semiconductor device of the above-mentioned this invention forms the aforementioned 2nd mask layer and a sidewall mask layer suitably with the material which can take the aforementioned 1st mask layer and etch selectivity. It becomes possible to be able to suppress expansion of the diameter of selectivity. It becomes possible to be able to suppress expansion of the diameter of selectivity. It becomes possible to be able to suppress expansion of the diameter of selectivity. It becomes possible to be able to suppress expansion of the diameter of opening in opening of the 2nd contact hole to the 1st mask layer, to leave the 1st mask

97

07

91

01

g

the number of processes is reducible.

			·
•			

layer further by this, and to remove the 2nd mask layer and a sidewall mask layer. For that, it is possible to realize by forming the 1st mask layer by the silicon oxide or the silicon nitride, or forming the 1st mask layer by the silicon nitride, and forming the 1st mask layer by the silicon nitride, or forming the 1st mask layer by the silicon nitride, and forming the 2nd mask

layer and a sidewall mask layer by contest polysilicon or the silicon oxide.

[0033] In order to attain the further above—mentioned purpose, the manufacture method of the semiconductor device of this invention The process which forms an insulator layer on a semiconductor substrate, and the process which forms a mask layer on the aforementioned insulator layer. The process which carries out opening of the 1st contact hole of the above the sidewall mask layer which narrows the diameter of opening of the 1st contact hole of the above. The process which carries out opening of the 1st contact hole of the above, The process which carries out aforementioned sidewall mask layer as a mask, and penetrates the aforementioned alone of the process which embeds the 1st contact hole of the above which insulator layer. The process which embeds the 1st contact hole of the above which insulator layer, it has the process which removes the aforementioned mask layer and the aforementioned sidewall mask layer, and the aforementioned mask layer and the aforementioned sidewall mask layer, and the aforementioned mask layer and the aforementioned sidewall mask layer, and the aforementioned sidewall mask layer, are formed by the material which has etch aforementioned sidewall mask layer are formed by the material which has etch aforementioned sidewall mask layer are formed by the material which has etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned sidewall mask layer are formed by the etch aforementioned mask layer are formed by the etch aforemention oxide sidewall mask layer are formed by the etch aforemention

selectivity to the aforementioned wiring layer.

[0034] According to the manufacture method of the semiconductor device of the above-mentioned this invention, an insulator layer is first formed on a semiconductor substrate, a mask layer is formed in the upper layer, and the 1st contact hole is formed in a mask layer. Mext, a sidewall mask layer is formed in the wall of this 1st contact hole, and the diameter of opening of the 1st contact hole, and the diameter of opening of the 1st contact hole is narrowed. Mext, opening of the and contact hole is carried out to an insulator layer by using as a mask the sidewall mask layer and mask layer which narrowed this diameter of opening. Mext, embed the mask layer and mask layer which narrowed this diameter of opening. Mext, embed the

52

07

12

		-	

inside of the 2nd contact hole and a conductor is made to deposit on the whole surface, and after carrying out etchback and removing the conductor of the exterior of a contact hole, a mask layer and a sidewall mask layer are removed after the etchback of an embedding wiring layer, if the 1st mask layer is formed by the thickness of the part equivalent to the plug loss generated by the etchback of an embedding wiring layer, it is also possible to lose generated by the etchback of an embedding wiring loss is suppressed when suppress a plug loss and to lose substantially. Since the plug loss is suppressed when suppressed in the contact junction which this connects stably can be formed and it forms an up

electrode in the upper layer of an embedding wiring layer, it can form easily. [0035] Suitably, the manufacture method of the semiconductor device of the above-mentioned this invention forms the aforementioned mask layer and the aforementioned sidewall mask layer by the silicon nitride, and forms the aforementioned wiring layer with contest polysilicon. Thereby, it shall have etch selectivity for a mask

layer and a sidewall mask layer to a wiring layer.

[0036] The manufacture method of the semiconductor device of the above-mentioned sidewall this invention forms the sforementioned mask layer and the aforementioned sidewall mask layer suitably with the material which can take the aforementioned insulator layer and etch selectivity. It is possible for expansion of the path of opening of the 2nd contact hole and retreat of a shoulder to be suppressed by this, to be hard to cause wiring short-circuit etc., and to thin-film-ize the 1st mask layer from the mask layer of the conventional method. The aspect ratio of the 2nd contact hole can be made smaller than before. Poor opening, such as a dirty stop, can be made hard to cause. from these things The early diameter of opening can be maintained [be \ under \ etching \ letting things The early diameter of opening can be maintained [be \ under \ etching \ letting things The early diameter of opening can be maintained [be \ under \ etching \ letting things The early diameter of opening can be maintained [be \ under \ etching \ letting \ letting things The early diameter of opening can be maintained [be \ under \ etching \ with poor contact perpendicular configuration where the unreliable reliability of wiring with poor contact hole openings, such as a micro loading effect and an etching stop, was secured can be carried out. Moreover, since retreat of the 1st mask layer is suppressed, even if it it

97

07

91

					,
•					
		•			
			٠		

thin-film-izes thickness of the embedding wiring layer when embedding the 2nd contact hole with contest polysilicon etc. rather than the conventional method, a plug loss when the depression of a contact hole upper part portion can be made small and carries out etchback can be suppressed small. For that, it is possible to realize by forming an etchback can be suppressed small. For that, it is possible to realize by forming an insulator layer by the silicon oxide, forming a mask layer and a sidewall mask layer by

the silicon nitride, and forming a wiring layer with contest polysilicon.

Resonance) type, an ICP (Inductively Coupled Plasma) type, and a helicon wave plasma plasma of low voltage high density, an efficient consumer response (Electron Cyclotron neutral radical can be taken, and the anisotropy of etching can be raised. As a source of of ion can increase, and since ionization degree is high, the large ratio of an ion pair the ion sheath formed near the substrate front face, the rectilinear-propagation nature probability that ion will collide with other ion and inert-gas particles will become small in high-density plasma is generated in a low-pressure etching chamber, since the produced as a result, an inert gas is ionized and high-density plasma is acquired. If discharge space, the free electron in plasma is accelerated, by the high-energy electron low voltage high-density plasma, induction of the electric field is carried out to aspect hole opening although it is theoretically possible is conventionally desirable. In recently in the viewpoint of high precision control of the diameter of opening or high generating which attracts attention also with the plasma treatment equipment of a type of a contact hole, the use of the etching system of low voltage and high-density plasma opening by the plasma etching of low voltage high density at least suitably. To opening and the opening processes of the 2nd contact hole in which one of processes carries out this invention is a process of the opening process of the 1st contact hole of the above, [0037] The manufacture method of the semiconductor device of the above-mentioned

25 type can be used preferably.

07

91

0I

[6038] [Embodiments of the Invention] Below, the gestalt of operation of this invention is

explained with reference to a drawing.

semiconductor substrate 10.

plug loss.

ot

[0039] The cross section of the 1st operation gestalt book operation gestalt is shown in manufacture method of the 1st operation gestalt book operation gestalt is shown in drawing 1. Elements, such as an MOS transistor which is not illustrated on the semiconductor substrate 10, are formed, and the insulator layer 20 which consists of a silicon oxide is formed in the upper layer. Opening of the contact hole which reaches the semiconductor substrate 10 is carried out to the insulator layer 20, it embeds in a contact hole, wiring layer 30s is embedded, and it has connected with the

[0040] This semiconductor device is a semiconductor device which expansion of the path of a contact hole is suppressed and has produced neither short-circuit of wiring, nor an etching stop and which has the detailed contact which secured the reliability of the wiring to a semiconductor substrate which could scoop out and suppressed the **

above-mentioned operation gestalt is explained. First, on the silicon semiconductor device of this shove-mentioned operation gestalt is explained. First, on the silicon semiconductor substrate 10, as shown in drawing 2 (a), after forming elements, such as a transistor which is not illustrated, cover these elements, for example, a silicon oxide is made to deposit by ordinary-pressure CVD, flattening is carried out by the reflow or etchback, and an insulator layer 20 is formed. Next, contest polysilicon is made to deposit on the upper layer of an insulator layer 20 for example, by reduced pressure CVD, and the 1st mask layer 21 is formed. Next a silicon oxide is made to deposit on the upper layer of the 1st mask layer 21 for example, by reduced pressure CVD, and the 2nd mask layer of the 1st mask layer 21 for example, by reduced pressure CVD, and the 2nd mask layer 22, 22 is formed. Next a resist film is applied to the upper layer of the 2nd mask layer 22, 22 for example, patterning is carried out to the opening pattern of the 1st contact hole of the example, patterning is carried out to the opening pattern of the 1st contact hole of

400nmphi, and the resist film R1 is formed. [0042] Next, as shown in drawing 2 (b), it etches by using the resist film R1 as a mask

•	,	
, ·		

in the etching system of a magnetron method, and opening of the 1st contact hole CH1 to which the 1st mask layer 21 is exposed is carried out to the 2nd mask layer 22. Next,

the resist film R1 is removed.

[0043] Next, as shown in drawing 2 (c), cover the inside of the 2nd mask layer 22 and the 1st contact hole CH1 on the whole surface, a silicon oxide is made to deposit in

reduced pressure CVD, and the layer 23 for sidewall masks is formed. [0044] Next, as shown in drawing 3 (d), etchback of the layer 23 for sidewall masks is performed in the etching system of an parallel monotonous method, and sidewall mask layer 23a is formed. By formation of sidewall mask layer 23a, the path of a contact hole

can be narrowed for example, to about 200nmphi. [0045] Mext, as shown in drawing 3 (e), opening of the 2nd contact hole CH2 with an open aperture [phi] of about 200nm to which it etches by using the 2nd mask layer 22 and sidewall mask layer 23a as a mask in an efficient consumer response type etching system, the 1st mask layer 21 is penetrated, and an insulator layer 20 is exposed is

carried out.

[0046] Mext, as shown in drawing 4 (f), it etches by using as a mask the 1st mask layer 21 which has the diameter of opening of about 200nmphi in the etching system of a magnetron method, and opening of the 2nd contact hole CH2 to which an insulator layer 20 is penetrated and the semiconductor substrate 10 is exposed is carried out to an insulator layer 20. The 2nd mask layer 22 and sidewall mask layer 23a carry out etching insulator layer 20. The 2nd mask layer 22 and sidewall mask layer 23a carry out etching removal simultaneously with opening etching of the 2nd contact hole CH2 to an insulator layer 20 and insulator la

insulator layer 20, or are removed in advance of opening of the 2nd contact hole CH2. [0047] Next, as shown in drawing 4 (g), embed the inside of the 2nd contact hole CH2 for contest polysilicon by reduced pressure CVD, the 1st mask layer 21 upper surface

is made to deposit on the whole surface, and the embedding wiring layer 30 is formed. [0048] Next, etchback is performed, for example on the whole surface in an efficient consumer response type etching system, and it is embedded in the 2nd contact hole

97

07

31

.

CH2, and it connects with the semiconductor substrate 10, for example, embedding wiring layer 30a which has the path of 200nmphi is formed, and the semiconductor device of the structure shown in drawing 1 is formed. As a next process, the upper wiring is connected to the upper layer of embedding wiring layer 30a, for example, or it can perform forming a storage node electrode and considering as capacitor structure

unreliable reliability of wiring with poor contact hole openings, such as a micro loading of the contact hole of the detailed simultaneously perpendicular configuration where the of opening can be maintained [be / under / etching / letting it pass / it], and opening hard to cause poor opening, such as a dirty stop. From these things, the early diameter the aspect ratio of the 2nd contact hole CHZ can be made smaller than before, and it is to thin-film-ize the 1st mask layer 21 from the mask layer of the conventional method, 1st mask layer 21 cannot cause wiring short-circuit etc. easily. Moreover, it is possible low polysilicon structurally, retreat of the shoulder of opening is suppressed, and the the structure where a selection ratio does not have the sidewall mask layer of contest manufacture method of the semiconductor device of this operation gestalt, since it is short-circuit, or the poor proof pressure by the conventional method in the wiring of a gate electrode etc. and a contact hole might cause narrowing, wiring taper configuration and the distance between the side attachment walls of lower layer diameter of opening might be expanded, opening in an insulator layer 20 might become a insulator layer 20 Although the shoulder of opening of a mask layer might retreat, the [0049] In the opening process of the 2nd contact hole CH2 to the above-mentioned etc.

effect and an etching stop, was secured can be carried out.
[0050] Moreover, since the sidewall mask layer retreated greatly in the process which carries out opening of the 2nd contact hole by the conventional method, when the 2nd contact hole CH2 was embedded with contest polysilicon, the big depression was generated into the contact hole upper part portion, it embedded by subsequent

25

50

91

ot

etchback, the plug loss of a wiring layer became large, ***** to a semiconductor substrate arose in the contact hole bottom depending on the case, and poor contact, such as increase of contact resistance, might be caused. According to the manufacture method of the semiconductor device of this operation form, from retreat of this 1st mask layer 21 being suppressed Even if it thin-film-izes thickness of the embedding wiring layer 30 when embedding the 2nd contact hole CH2 with contest polysilicon etc. rather than the conventional method, the depression of a contact hole upper part portion can be made small. The plug loss when carrying out etchback can be suppressed small, and a semiconductor substrate is received — it can scoop out — etc. — contact junction can be formed, without causing poor contact

[0051] As mentioned above, retreat of the shoulder of a mask layer is suppressed according to this operation gestalt, expansion of a contact hole is suppressed, and the semiconductor device which has the detailed contact which secured the reliability of the wiring to the semiconductor substrate which has produced neither short-circuit of wiring nor an etching stop which could scoop out and suppressed the ** plug loss can

be manufactured. [0052] Below, the example in this operation form is explained with reference to a

The cross section of the semiconductor device manufactured by the manufacture manufactured by the manufacture method of example 1 this example is shown in drawing 5. Elements, such as an MOS transistor which is not illustrated on the semiconductor substrate 10, are formed, and the insulator layer 20 which reaches the semiconductor substrate 10 is carried. Opening of the contact hole which reaches the semiconductor substrate 10 is carried out to the insulator layer 20, it embeds in a contact hole, wiring layer 30a is embedded,

and it has connected with the semiconductor substrate 10.
[0053] This semiconductor device is a semiconductor device which expansion of the path of a contact hole is suppressed and has produced neither short-circuit of wiring,

97

20

g T

10

drawing.

	i		,	·	
					-

the wiring to a semiconductor substrate which could scoop out and suppressed the ** nor an etching stop and which has the detailed contact which secured the reliability of

thickness, patterning is carried out to the opening pattern of the 1st contact hole of used for the upper layer of the 2nd mask layer 22, a resist film is applied by 600nm reduced pressure CVD, and the 2nd mask layer 22 is formed. Mext a coating machine is made to deposit on the upper layer of the 1st mask layer 21 in 200nm thickness by reduced pressure CVD, and the 1st mask layer 21 is formed. Next a silicon oxide is made to deposit on the upper layer of an insulator layer 20 in 200nm thickness by 10 reflow or etchback, and an insulator layer 20 is formed. Next, contest polysilicon is about 700nm thickness by ordinary-pressure CVD, flattening is carried out by the which is not illustrated, cover these elements, a silicon oxide is made to deposit in substrate 10, as shown in drawing 6 (a), after forming elements, such as a transistor above-mentioned this example is explained. First, on the silicon semiconductor [0054] Below, the manufacture method of the semiconductor device of the ping loss.

2nd mask layer 22. Next, the resist film R1 is removed using Usher of mu wave 07 1st contact hole CH1 to which the 1st mask layer 21 is exposed is carried out to the etching system of a magnetron method, 200nm etching is performed and opening of the [0055] Next, as shown in drawing 6 (b), the resist film R1 is used as a mask in the 400nmphi by the excimer stepper, and the resist film R1 is formed.

oxide is made to deposit by 100nm thickness in it, and the layer 23 for sidewall masks is the 1st contact hole CH1 with reduced pressure CVD on the whole surface, a silicon [0056] Next, as shown in drawing 6 (c), cover the inside of the 2nd mask layer 22 and downflow method.

masks is performed in the etching system of an parallel monotonous method, and [0057] Mext, as shown in drawing 7 (d), 100nm of etchback of the layer 23 for sidewall

formed.

97

sidewall mask layer 23a is formed. By formation of sidewall mask layer 23a, the path of

a contact hole can be narrowed to about 200nmphi. [0058] Mext, as shown in drawing 7 (e), the 2nd mask layer 22 and sidewall mask layer 23a are used as a mask in an efficient consumer response type etching system, and opening of the 2nd contact hole CH2 with an open aperture [phi] of about 200nm to which 200nm etching is performed, the 1st mask layer 21 is penetrated, and an insulator

layer 20 is exposed is carried out. [0059] Mext, as shown in drawing 8 (f), the 1st mask layer 21 which has the diameter of opening of about 200nmphi in the etching system of a magnetron method is used as a mask, 700nm etching is performed and opening of the 2nd contact hole CH2 to which an insulator layer 20 is penetrated and the semiconductor substrate 10 is exposed is carried out to an insulator layer 20. The 2nd mask layer 22 which consists of a silicon oxide, and sidewall mask layer 23a carry out etching removal simultaneously with

opening etching of the 2nd contact hole CH2 to an insulator layer 20. [0060] Next, as shown in drawing 8 (g), embed the inside of the 2nd contact hole CH2 for contest polysilicon by reduced pressure CVD, the 1st mask layer 21 upper surface is made to deposit on the whole surface in 200nm thickness, and the embedding wiring

[0061] Next, 400nm etchback is performed on the whole surface in an efficient consumer response type etching system, it is embedded in the 2nd contact hole CH2, embedding wiring layer 30s which has the path of about 200nmphi linked to the semiconductor substrate 10 is formed, and the semiconductor device of the structure shown in drawing 5 is formed. As a next process, the upper wiring is connected to the upper layer of embedding wiring layer 30s, for example, or it can perform forming a

storage node electrode and considering as capacitor structure etc. [0062] In the opening process of the 2nd contact hole CH2 to the above-mentioned insulator layer 20, since it is the structure where a selection ratio does not have the

52

20

91

10

layer 30 is formed.

sidewall mask layer of contest low polysilicon structurally, retreat of the shoulder of opening is suppressed, and the 1st mask layer 21 cannot cause wiring short-circuit etc. easily. Moreover, it is possible to thin-film-ize the 1st mask layer 21 from the mask layer of the conventional method, the aspect ratio of the 2nd contact hole CH2 can be made smaller than before, and it is hard to cause poor opening, such as a dirty stop. From these things, the early diameter of opening can be maintained [be \ under \ etching \ letting it pass \ it], and opening of the contact hole of the detailed simultaneously perpendicular configuration where the unreliable reliability of wiring with poor contact hole openings, such as a micro loading effect and an etching stop, was secured can be carried out.

[0063] moreover, since retreat of the 1st mask layer 21 is suppressed, even if it thin-film-izes thickness of the embedding wiring layer 30 when embedding the 2nd contact hole CH2 with contest polysilicon etc. rather than the conventional method, a plug loss when the depression of a contact hole upper part portion can be made small and carries out etchback can be suppressed small, and a semiconductor substrate is received — it can scoop out — etc. — contact junction can be formed, without causing

poor contact

[0064] As mentioned above, retreat of the shoulder of a mask layer is suppressed by
this example, expansion of a contact hole is suppressed, and the semiconductor device
which has the detailed contact which secured the reliability of the wiring to the
semiconductor substrate which has produced neither short-circuit of wiring nor an
etching stop which could scoop out and suppressed the ** plug loss can be
manufactured.

[0065] The cross section of the semiconductor device manufactured by the manufacture method of example 2 this example is shown in drawing 9. Elements, such as an MOS transistor which is not illustrated on the semiconductor substrate 10, are formed, and the insulator layer 20 which consists the upper layer of a silicon oxide is

55

g_T

formed. Opening of the contact hole which reaches the semiconductor substrate 10 is carried out to the insulator layer 20, it embeds in a contact hole, wiring layer 30a is

embedded, and it has connected with the semiconductor substrate 10.

[0066] This semiconductor device is a semiconductor device which expansion of a contact hole is suppressed and has produced neither short-circuit of wiring, nor an etching stop and which has the detailed contact which secured the reliability of the wiring to a semiconductor substrate which could scoop out and suppressed the ** plug wiring to a semiconductor substrate which could scoop out and suppressed the ** plug

[0067] Below, the manufacture method of the semiconductor device of the above-mentioned this example is explained. First, on the silicon semiconductor substrate 10, as shown in drawing 10 (a), after forming elements, such as a transistor which is not illustrated, cover these elements, a silicon oxide is made to deposit in about 700nm thickness by ordinary-pressure CVD, flattening is carried out by the made to deposit on the upper layer 20 is formed. Mext, contest polysilicon is made to deposit on the upper layer of an insulator layer 20 in 100nm thickness thinner formed. Mext a silicon nitride is made to deposit on the upper layer 21 is formed. Mext a silicon nitride is made to deposit on the upper layer 21 is layer 21 in 200nm thickness by reduced pressure CVD, and the 1st mask layer 22 is formed. Mext a coating machine is used for the upper layer of the 2nd mask layer 22 is resist film is applied by 600nm thickness, patterning is carried out to the opening resist film is applied by 600nm thickness, patterning is carried out to the opening resist film is applied by 600nm thickness, patterning is carried out to the opening

[0068] Mext, as shown in drawing 10 (b), the resist film R1 is used as a mask in the etching system of a magnetron method, 200nm etching is performed and opening of the 1st contact hole CH1 to which the 1st mask layer 21 is exposed is carried out to the 2nd mask layer 22. Mext, the resist film R1 is removed using Usher of mu wave

downflow method.

RI is tormed.

97

20

91

OI

'sso

₽2

	·	
		-

[0069] Mext, as shown in drawing 10 (c), cover the inside of the 2nd mask layer 22 and the 1st contact hole CH1 with reduced pressure CVD on the whole surface, a silicon nitride is made to deposit by 100nm thickness in it, and the layer 23 for sidewall masks

is formed.

[0070] Mext, as shown in drawing 11 (d), 100nm of etchback of the layer 23 for sidewall masks is performed in the etching system of an parallel monotonous method, and sidewall mask layer 23a, the path of

a contact hole can be narrowed to about 200nmphi. [0071] Mext, as shown in drawing 11 (e), the 2nd mask layer 22 and sidewall mask layer 23a are used as a mask in an efficient consumer response type etching system, and opening of the 2nd contact hole CH2 with an open aperture [phi] of about 200nm to which 100nm etching is performed, the 1st mask layer 21 is penetrated, and an insulator

[0072] Next, as shown in drawing 12 (f), the 1st mask layer 21 which has the diameter of opening of about 200nmphi in the etching system of a magnetron method is used as a mask, 700nm etching is performed and opening of the 2nd contact hole CH2 to which an insulator layer 20 is penetrated and the semiconductor substrate 10 is exposed is carried out to an insulator layer 20. The 2nd mask layer 22 which consists of a silicon nitride, and sidewall mask layer 23s carry out etching removal simultaneously with opening etching of the 2nd contact hole CH2 to an insulator layer 20. At this time, rather than the case of an example 1, the radius of circle of the shoulder of the 1st mask layer 21 can be made small, and the breadth of the diameter of opening of the 2nd

contact hole CH2 can be suppressed further.

[0073] Next, as shown in drawing 12 (g), embed the inside of the 2nd contact hole CH2 for contest polysilicon by reduced pressure CVD, the 1st mask layer 21 upper surface is made to deposit on the whole surface in 100nm thickness thinner than the case of an

example 1, and the embedding wiring layer 30 is formed.

layer 20 is exposed is carried out.

25

07

91

10

ç

. . · •

[0074] Mext, 200nm etchback is performed on the whole surface in an efficient consumer response type etching system, it is embedded in the 2nd contact hole CH2, embedding wiring layer 30s which has the path of about 200nmphi linked to the semiconductor substrate 10 is formed, and the semiconductor device of the structure shown in drawing 9 is formed. As a next process, the upper wiring is connected to the upper layer of embedding wiring layer 30s, for example, or it can perform forming a

storage node electrode and considering as capacitor structure etc. [0075] In the opening process of the 2nd contact hole CH2 to the above–mentioned insulator layer 20, since it is the structure where a selection ratio does not have the sidewall mask layer of contest low polysilicon structurally, retreat of the shoulder of opening is suppressed, and the 1st mask layer 21 cannot cause wiring short-circuit etc. layer of the conventional method, the aspect ratio of the 2nd contact hole CH2 can be made smaller than before, and it is hard to cause poor opening, such as a dirty stop. From these things, the early diameter of opening can be maintained [be \ under \ etching \ etching \ letting it pass \ it], and opening of the contact hole of the detailed simultaneously perpendicular configuration where the unreliable reliability of wiring with poor contact hole openings, such as a micro loading effect and an etching stop, was

[0076] moreover, since retreat of the 1st mask layer 21 is suppressed, even if it thin—film—izes thickness of the embedding wiring layer 30 when embedding the 2nd contact hole CH2 with contest polysilicon etc. rather than the conventional method, a plug loss when the depression of a contact hole upper part portion can be made small and carries out etchback can be suppressed small, and a semiconductor substrate is send carries out etchback can be suppressed small, and a semiconductor substrate is serviced—— it can scoop out — etc. — contact junction can be formed, without causing

25

50

91

OI

secured can be carried out.

[0077] In the manufacture method of the semiconductor device of the above-mentioned

a throughput that the total deposition thickness of a polysilicon contest layer is thin further. Moreover, it is advantageous also from a viewpoint of a manufacturing cost and small by this, generating of a micro loading effect or a dirty stop can be suppressed than the case of an example 1. Since the aspect ratio of a contact hole can be made part portion of a contact hole, and thickness of the wiring layer 30 can be made thinner embed without worsening the depression of the embedding wiring layer 31 in the upper layer 22 and the sidewall mask layer 23a can be made smaller. For this reason, it can opening of the 1st mask layer 21 after carrying out etching removal of the 2nd mask thinner than the case of an example 1, and the radius of circle of the shoulder of *******ed. Thereby, it is possible to make thickness of the 2nd mask layer 22 selectivity of a polysilicon contest layer if the layer which consists of a silicon oxide is it is avoidable for much oxygen to be supplied into plasma and to lower the etch layer 22 and sidewall mask layer 23a by the silicon oxide can be taken. This is because contest polysilicon rather than the case of the example 1 which formed the 2nd mask the silicon nitride, the high selection ratio when *******ing the 1st mask layer 21 of this example, since the 2nd mask layer 22 and sidewall mask layer 23a are formed by

[0078] As mentioned above, retreat of the shoulder of a mask layer is suppressed by this example, expansion of a contact hole is suppressed, and the semiconductor devine which has the detailed contact which secured the reliability of the wiring to the semiconductor substrate which has produced neither short-circuit of wiring nor an etching stop which could scoop out and suppressed the ** plug loss can be

[0079] The cross section of the semiconductor device manufactured by the manufacture method of example 3 this example is shown in drawing 13. On the semiconductor substrate 10 LDD sidewall insulator layer 25a of the silicon oxide formed in the gate electrode 31 of a polycide which consists of bottom gate a polycide which contains a polycide which consists of bottom gate a polycide which c

25

20

g_I

0I

G

manufactured.

200nm.

contest polysilicon formed through the gate insulator layer 24, and top gate electrode 31b of tungsten silicide, and its both-sides section, The MOS transistor which has the LDD diffusion layer 11 and the source drain diffusion layer 12 which were formed into the semiconductor substrate 10 of the both-sides section of the gate electrode 31 is formed, and the insulator layer 20 which consists the upper layer of a silicon oxide is formed. Opening of the contact hole which reaches the source drain diffusion layer 12 of the semiconductor substrate 10 is carried out to the insulator layer 20, it embeds in a contact hole, wiring layer 30a is embedded, and it has connected with the source

drain diffusion layer 12. [0080] This semiconductor device is a semiconductor device which expansion of a contact hole is suppressed and has produced neither short-circuit of wiring, nor an etching stop and which has the detailed contact which secured the reliability of the etching to a semiconductor substrate which could scoop out and suppressed the ** plug wiring to a semiconductor substrate which could scoop out and suppressed the ** plug

[0081] Below, the manufacture method of the semiconductor device of the above-mentioned this example is explained. First, on the silicon semiconductor substrate 10, as shown in drawing 14 (a), after forming the gate insulator layer 24 by 20nm thickness by the dry oxidation style which used the thermal diffusion furnace, make 100nm contest polysilicon deposit in reduced pressure CVD, and form layer 31a for bottom gate electrodes, 100nm of tungsten silicide is made to deposit on the upper layer in a spatter, and layer 31b for top gate electrodes is formed. Mext, a coating machine is used for the upper layer of layer 31b for top gate electrodes, a resist film is applied by 600nm thickness, patterning is carried out to a gate electrode pattern with a

line breadth of 200nm by the excimer stepper, and the resist film R2 is used as a mask in an [0082] Next, as shown in drawing 14 (b), the resist film R2 is used as a mask in an efficient consumer response type etching system, and the gate electrode 31 of a polycide which etches 100nm, respectively and consists layer 31b for top gate

97

20

91

10

ç

'sso

	·		
		·	

electrodes of bottom gate electrodes 31a and top gate electrode 31b in 100nm and layer 31a for bottom gate electrodes is formed. Next, after removing the resist film R2 using Usher of mu wave downflow method, the gate electrode 31 is used as a mask, into the semiconductor substrate 10, an ion implantation is performed and the LDD diffusion layer 11 is formed. Next, cover the gate electrode 31 and the semiconductor substrate 10 with reduced pressure CVD on the whole surface, a silicon oxide is made to deposit

in 100nm thickness by it, and the layer 25 for LDD sidewall insulator layers is formed. [0083] Next, as shown in drawing 14 (c), 220nm whole surface etchback is performed in the etching system of an parallel monotonous method, and LDD sidewall insulator layer 25a is formed. Next, the gate electrode 31 with LDD sidewall insulator layer 25a is used as a mask, into the semiconductor substrate 10, an ion implantation is performed and the source drain diffusion layer 12 is formed. As mentioned above, the MOS transistor layer 25a, the LDD diffusion layer 11, and the source drain diffusion layer 12 is formed. Insulator layer 25a, the LDD diffusion layer 11, and the source drain diffusion layer 12 is formed. Insulator oxide is made to deposit in about 1000nm thickness by ordinary-pressure CVD, silicon oxide is made to deposit in about 1000nm of thickness by ordinary-pressure CVD, carried out and the insulator layer 20 of 700nm of thickness is formed. Next, contest carried out and the insulator layer 20 of 700nm of thickness is formed. Next, contest polysilicon is made to deposit on the upper layer of an insulator layer 20 in 100nm polysilicon is made to deposit on the upper layer of an insulator layer 20 in 100nm

thickness by reduced pressure CVD, and the 2nd mask layer 22 is formed. [0085] Mext, as shown in drawing 15 (e), a coating machine is used for the upper layer of the 2nd mask layer 22, a resist film is applied by 600nm thickness, patterning is carried out to the opening pattern of the 1st contact hole of 400nmphi by the excimer stepper, and the resist film R1 is formed. Mext, the resist film R1 is used as a mask in the etching system of a magnetron method, 200nm etching is performed and opening of

nitride is made to deposit on the upper layer of the 1st mask layer 21 in 200nm

thickness by reduced pressure CVD, and the 1st mask layer 21 is formed. Next a silicon

97

07

91

10

g

the 1st contact hole CH1 to which the 1st mask layer 21 is exposed is carried out to

the 2nd mask layer 22.

layer 20 is exposed is carried out.

layer 30 is formed.

97

07

91

10

ç

[0086] Next, as shown in drawing 15 (f), after removing the resist film R1 using Usher of mu wave downflow method, Cover the inside of the 2nd mask layer 22 and the 1st contact hole CH1 with reduced pressure CVD on the whole surface, and a silicon nitride is made to deposit by 100nm thickness in it. The layer 23 for sidewall masks is performed in the etching next, 100nm of etchback of the layer 23 for sidewall mask is performed in the etching system of an parallel monotonous method, and sidewall mask layer 23a is formed. By formation of sidewall mask layer 23a, the path of a contact hole can be narrowed to about 200nmphi.

[0087] Next, as shown in drawing 16 (g), the 2nd mask layer 22 and sidewall mask layer 23a are used as a mask in an efficient consumer response type etching system, and opening of the 2nd contact hole CH2 with an open aperture [phi] of about 200nm to which 100nm etching is performed, the 1st mask layer 21 is penetrated, and an insulator

[0088] Next, as shown in drawing 16 (h), the 1st mask layer 21 which has the diameter of opening of about 200nmphi in the etching system of a magnetron method is used as a mask, 700nm etching is performed and opening of the 2nd contact hole CH2 to which an insulator layer 20 is penetrated and the source drain diffusion layer 12 in the semiconductor substrate 10 is exposed is carried out to an insulator layer 20. The 2nd mask layer 22 which consists of a silicon nitride, and sidewall mask layer 23a carry out etching removal simultaneously with opening etching of the 2nd contact hole CH2 to an insulator layer 20.

[0089] Next, as shown in drawing 16 (i), embed the inside of the 2nd contact hole CH2 for contest polysilicon by reduced pressure CVD, the 1st mask layer 21 upper surface is made to deposit on the whole surface in 100nm thickness, and the embedding wiring

		·	
·	•		

[0090] Mext, 200nm etchback is performed on the whole surface in an efficient consumer response type etching system, it is embedded in the 2nd contact hole CH2, embedding wiring layer 30a which has the path of about 200nmphi linked to the semiconductor substrate 10 is formed, and the semiconductor device of the structure shown in drawing 13 is formed. As a next process, the upper wiring is connected to the shown in drawing 13 is formed. As a next process, the upper wiring is connected to the

storage node electrode and considering as capacitor structure etc.

[0091] According to the manufacture method of the semiconductor device of the above this example, retreat of the shoulder of a mask layer is suppressed, expansion of a contact hole is suppressed, and the semiconductor device of the MOS transistor system which has the detailed contact which secured the reliability of the wiring to a semiconductor substrate which could scoop out and suppressed the ** plug loss which has produced neither short-circuit of wiring por an atobing stop can be proufectived.

has produced neither short-circuit of wiring nor an etching stop can be manufactured. [0092] The cross section of the semiconductor device manufactured by the manufacture method of example 4 this example is shown in drawing 17. On the semiconductor substrate 10 LDD sidewall insulator layer 25a of the silicon oxide formed in the gate electrode 31 of a polycide which consists of bottom gate electrode 31a of 21b of tungsten silicide, and its both-sides section, The MOS transistor which has the LDD diffusion layer 17 and the source drain diffusion layer 12 which were formed into the semiconductor substrate 10 of the both-sides section of the gate electrode 31 is formed. Opening of the contact hole which reaches the source drain diffusion layer 12 of the semiconductor substrate 10 is carried out to the insulator layer 20. The of the semiconductor substrate 10 is carried out to the insulator layer 20. The the semiconductor substrate 10 is carried out to the insulator layer 20. The ormed from the storage node electrode MN which consists of embedding wiring layer 30a and partial 21a of the 1st mask layer which it was embedded in the contact hole and have been connected to the source drain diffusion layer 12, the contact hole and have been connected to the source drain diffusion layer 12, the

22

07

91

OI

·				
	·			

capacitor insulator layer 26 which consists of a silicon nitride formed in the upper layer,

and the plate electrode 32 of contest polysilicon.

[0093] This semiconductor device is a semiconductor device which has the detailed storage node contact which expansion of a contact hole is suppressed and has produced neither short-circuit of wiring, nor an etching stop, and which secured the reliability of wiring to a semiconductor substrate which could scoop out and suppressed

the *** plug loss. [0094] Below, the manufacture method of the semiconductor device of the above—mentioned this example is explained. First, as shown in drawing 18 (a), the MOS above—mentioned this example is explained. First, as shown in drawing 18 (a), the MOS transistor which has the gate insulator layer 24, the gate electrode 31, LDD sidewall insulator layer 25a, the LDD diffusion layer 11, and the source drain diffusion layer 12 by the same method as an example 3 is formed. Mext, cover an MOS transistor and a silicon oxide is made to deposit in about 1000nm thickness by ordinary—pressure CVD, by grinding 300nm by the CMP (Chemical Mechanical Polishing) method, flattening is carried out and the insulator layer 20 of 700nm of thickness by reduced pressure CVD, and the 1st mask layer 21 is formed. Next, contest thickness by reduced pressure CVD, and the 1st mask layer 21 in 200nm thickness by reduced pressure CVD, and the 2nd mask layer 22 is formed. Next, a contest coating machine is used for the upper layer of the 2nd mask layer 22, a resist film is coating machine is used for the upper layer of the 2nd mask layer 22, a resist film is applied by 600nm thickness, patterning is carried out to the opening pattern of the 1st applied by 600nm thickness, patterning is carried out to the opening pattern of the 1st applied by 600nm thickness.

contact hole of 400nmphi by the excimer stepper, and the resist film R1 is lormed. [0095] Next, as shown in drawing 18 (b), the resist film R1 is used as a mask in the etching system of a magnetron method, 200nm etching is performed and opening of the 1st contact hole CH1 to which the 1st mask layer 21 is exposed is carried out to the 1st contact hole OH1 to which the 1st mask layer 21 is exposed is carried out to the 2nd mask layer 22. Next, after removing the resist film R1 using Usher of mu wave downflow method, cover the inside of the 2nd mask layer 22 and the 1st contact hole

97

07

91

	·	

CH1 with reduced pressure CVD on the whole surface, a silicon nitride is made to

deposit by 100nm thickness in it, and the layer 23 for sidewall masks is formed.

[0096] Next, as shown in drawing 18 (c), 100nm of etchback of the layer 23 for sidewall masks is performed in the etching system of an parallel monotonous method, and sidewall mask layer 23a, the path of

a contact hole can be narrowed to about 200nmphi.

[0097] Next, as shown in drawing 19 (d), the 2nd mask layer 22 and sidewall mask layer 23a are used as a mask in an efficient consumer response type etching system, and opening of the 2nd contact hole CH2 with an open aperture [phi] of about 200nm to which 200nm etching is performed, the 1st mask layer 21 is penetrated, and an insulator

layer 20 is exposed is carried out.

[0098] Mext, as shown in drawing 19 (e), the 1st mask layer 21 which has the diameter of opening of about 200nmphi in the etching system of a magnetron method is used as a mask, 700nm etching is performed and opening of the 2nd contact hole CH2 to which an insulator layer 20 is penetrated and the source drain diffusion layer 12 in the semiconductor substrate 10 is exposed is carried out to an insulator layer 20. The 2nd semiconductor substrate of a silicon nitride, and sidewall mask layer 23a carry out etching removal simultaneously with opening etching of the 2nd contact hole CH2 to an etching removal simultaneously with opening etching of the 2nd contact hole CH2 to an

[0099] Next, as shown in drawing 19 (g), embed the inside of the 2nd contact hole CH2 for contest polysilicon by reduced pressure CVD, the 1st mask layer 21 upper surface is made to deposit on the whole surface in 100nm thickness, and the embedding wiring

[0100] Mext, as shown in drawing 20 (h), a coating machine is used for the upper layer of the embedding wiring layer 30, a resist film is applied by 600nm thickness, patterning is carried out to the storage node electrode pattern of about 200nmphi by the excimer

stepper, and the resist film R3 is formed.

layer 30 is formed.

insulator layer 20.

97

07

12

G

[0101] Next, as shown in drawing 20 (i), the storage node electrode MN of about 200nmphi which uses the resist film R3 as a mask in an efficient consumer response type etching system, performs 300nm etching, embedding wiring layer 30a Reaches, and

consists of partial 21s of the 1st mask layer is formed.

[0102] Mext, cover the storage node electrode MN with reduced pressure CVD, and make a silicon nitride deposit on the whole surface in 20nm thickness, and form the capacitor insulator layer 26, contest polysilicon is made to deposit on the upper layer in 200nm thickness by reduced pressure CVD, the plate electrode 32 is formed, and the

semiconductor device of the structure shown in drawing 17 is formed.

[0103] According to the manufacture method of the semiconductor device of the above this example, retreat of the shoulder of a mask layer is suppressed, expansion of a contact hole is suppressed, and the semiconductor device of the MOS transistor system which has the detailed storage node contact which has produced neither short—circuit of wiring nor an etching stop, and which secured the reliability of the wiring to a semiconductor substrate which could scoop out and suppressed the ** plug wiring to a semiconductor substrate which could scoop out and suppressed the ** plug

91

10

loss can be manufactured.

[0104] The cross section of the semiconductor device manufactured by the manufacture method of the 2nd operation form book operation form is shown in drawing 21. Elements, such as an MOS transistor which is not illustrated on the semiconductor substrate 10, are formed, the insulator layer 20 which consists of a silicon oxide is formed in the upper layer, and the 1st mask layer 21 which consists of a silicon nitride is formed in the upper layer. It reaches insulator layer 20 and opening of the contact hole which reaches the semiconductor substrate 10 is carried out to the 1st mask layer 21, it embeds in a contact hole, wiring layer 30s is embedded, and the upper layer are snd the semiconductor substrate 10 which were formed in the upper layer are

connected. [0105] This semiconductor device is a semiconductor device which expansion of the

path of a contact hole is suppressed and has produced neither short-circuit of wiring, nor an etching stop and which has the detailed contact which secured the reliability of the wiring to a semiconductor substrate which could scoop out and suppressed the **

above—mentioned operation form is explained. First, on the silicon semiconductor device of this above—mentioned operation form is explained. First, on the silicon semiconductor substrate 10, as shown in drawing 22 (a), after forming elements, such as a transistor which is not illustrated, cover these elements, for example, a silicon oxide is made to deposit by ordinary—pressure CVD, flattening is carried out by the reflow or etchback, upper layer 20 is formed. Mext, a silicon nitride is made to deposit on the pressure CVD, and the 1st mask layer 21 is formed. Mext contest polysilicon is made to deposit on the upper layer of the 1st mask layer 21 in about 300nm thickness for deposit on the upper layer of the 1st mask layer 21 in about 300nm thickness for deposit on the upper layer of the 2nd mask layer 22 is formed. Mext a resist film is applied to the upper layer of the 2nd mask layer 22, for example, patterning is carried out to the opening pattern of the 1st contact hole of 400nmphi, and the resist carried out to the opening pattern of the 1st contact hole of 400nmphi, and the resist

film R1 is formed.

[0107] Mext, as shown in drawing 22 (b), the resist film R1 is used as a mask, RIE (reactive ion etching) etc. is etched and opening of the 1st contact hole CH1 to which the 1st mask layer 21 is exposed is carried out to the 2nd mask layer 22. Mext, the

resist film R1 is removed.

[0108] Next, as shown in drawing 22 (c), cover the inside of the 2nd mask layer 22 and the 1st contact hole CH1 with reduced pressure CVD on the whole surface, contest polysilicon is made to deposit by about 140nm thickness in it, and the layer 23 for

97

91

I0

ssol guld

sidewall masks is formed. [0109] Mext, as shown in drawing 23 (d), anisotropic etching, such as RIE, performs etchback of the layer 23 for sidewall masks, and sidewall mask layer 23a is formed. By

formation of sidewall mask layer 23a, the path of a contact hole can be narrowed for

example, to about 120nmphi.

97

07

91

OI

[0110] Mext, as shown in drawing 23 (e), it etches by using the 2nd mask layer 22 and sidewall mask layer 23a as a mask in an efficient consumer response type etching system, the 1st mask layer 21 is penetrated, and opening of the 2nd contact hole CH2 with an open aperture [phi] of about 120nm is carried out to the middle of an insulator

layer 20. [0111] Mext, as shown in drawing 23 (f), it etches in an efficient consumer response type etching system, and the 2nd mask layer 22 and sidewall mask layer 23a are

removed.

[0112] Mext, as shown in drawing 24 (g), etching of contact hole CH2 ** which has the diameter of opening of about 120nmphi which used the 1st mask layer 21 as the mask, for example, carried out opening to the middle of an insulator layer 20 in the efficient consumer response type etching system is continued, and opening of the 2nd contact hole CH2 to which an insulator layer 20 is penetrated and the semiconductor substrate

10 is exposed is carried out to an insulator layer 20. [0113] Mext, as shown in drawing 24 (h), embed the inside of the 2nd contact hole CH2 for contest polysilicon by reduced pressure CVD, the 1st mask layer 21 upper surface

for contest polysilicon by reduced pressure CVD, the 1st mask layer 21 upper surface is made to deposit on the whole surface, and the embedding wiring layer 30 is formed. [0114] Mext, as shown in drawing 24 (i), etchback is performed on the whole surface in an efficient consumer response type etching system, and it is embedded in the 2nd contact hole CH2, and it connects with the semiconductor substrate 10, for example,

embedding wiring layer 30s which has the path of 120nmphi is formed. [0115] Mext, contest polysilicon is made to deposit on the upper layer of embedding wiring layer 30s, patterning can be carried out, the up electrode 33 can be formed, and the semiconductor device shown in drawing 21 can be formed. The embedding wiring layer has connected the up electrode 33 with the semiconductor substrate 10. It can layer has connected the up electrode 33 with the semiconductor substrate 10. It can

,	•		

perform connecting the upper wiring to the upper layer of the up electrode 33 further, for example, or using up wiring 33 as a storage node electrode as a next process, forming a capacitor insulator layer and a plate electrode in the upper layer, and

celectivity to an insulator layer 20 in the layer of the bottom, since a selection ratio does not have the sidewall mask layer of contest low polysilicon structurally as a mask, expansion of the path of opening and retreat of a shoulder are suppressed, and in the opening process of the 2nd contact hole CH2 to the above-mentioned insulator layer 20, it is hard to cause wiring short-circuit etc. Moreover, it is possible to thin-film-ize the 1st mask layer 21 from the mask layer of the conventional method, the aspect ratio of the 2nd contact hole CH2 can be made smaller than before, and it is hard to cause poor opening, such as a dirty stop. From these things, the early diameter of opening can be maintained [be \ under \ etching \ letting it pass \ it], and opening of the contact hole of the detailed simultaneously perpendicular configuration where the unreliable hole of the detailed simultaneously perpendicular configuration where the unreliable reliability of wiring with poor contact hole openings, such as a micro loading effect and reliability of wiring with poor contact hole openings, such as a micro loading effect and

an etching stop, was secured can be carried out. [0117] moreover, since retreat of the 1st mask layer 21 is suppressed, even if it thin-film-izes thickness of the embedding wiring layer 30 when embedding the 2nd contact hole CH2 with contest polysilicon etc. rather than the conventional method, a plug loss when the depression of a contact hole upper part portion can be made small and carries out etchback can be suppressed small, and a semiconductor substrate is received — it can scoop out — etc. — contact junction can be formed, without causing poor contact Since the plug loss is suppressed when forming an up electrode in the

upper layer of an embedding wiring layer, it can form easily.

[0118] As mentioned above, retreat of the shoulder of a mask layer is suppressed according to this operation form, expansion of a contact hole is suppressed, and the

97

07

91

TO

 \mathbf{g}

considering as capacitor structure etc.

semiconductor device which has the detailed contact which secured the reliability of the wiring to the semiconductor substrate which has produced neither short-circuit of wiring nor an etching stop which could scoop out and suppressed the ** plug loss can

manufacture method of the 3rd operation form book operation form is shown in drawing 25. On the semiconductor substrate 10 LDD sidewall insulator layer 25a of the silicon oxide formed in the gate electrode 31 of a polycide which consists of bottom gate electrode 31a of contest polysilicon formed through the gate insulator layer 24, and top gate electrode 31b of tungsten silicide, and its both-sides section, Elements, such as an layer 12 which were formed into the semiconductor substrate 10 of the both-sides section of the gate electrode 31, are formed, and the insulator layer 20 which consists of a silicon oxide is formed in the upper layer. Opening of the contact hole which of a silicon oxide is formed in the upper layer. Opening of the contact hole which teaches the semiconductor substrate 10 is carried out to the insulator layer 20, it reaches the semiconductor substrate 10 is carried out to the insulator layer 20, it embeds in a contact hole, wiring layer 30a is embedded, and it has connected with the

semiconductor substrate 10.

[0120] This semiconductor device is a semiconductor device which expansion of the path of a contact hole is suppressed and has produced neither short-circuit of wiring, nor an etching stop and which has the detailed contact which secured the reliability of the wiring to a semiconductor substrate which could scoop out and suppressed the **

plug loss. [0121] Below, the manufacture method of the semiconductor device of this above-mentioned operation form is explained. First, as shown in drawing 26 (a), after forming the gate insulator layer 24 by the oxidizing [thermally] method on the silicon semiconductor substrate 10, for example, contest polysilicon (reactant gas: — SiH4/H2/PH3=0.45slm/10slm/— 20 sccm) Pressure: Make about 100nm deposit in the

97

20

91

10

be manufactured.

•		

reduced pressure CVD of conditions with a 10.6kPs and a substrate temperature of 620 degrees C, and layer 31s for bottom gate electrodes is formed. the upper layer — for example, tungsten silicide — (— reactant gas: — about 100nm is made to deposit in the heat CVD of the conditions of SiH2CI2/WF6=100sccm/3.6sccm, and pressure:133Ps and substrate temperature [of 595 degrees C]), and layer 31b for top

gate electrodes is tormed loved, a coating machine is used for the upper layer of layer 31b for top gate electrodes, a resist film is applied, patterning is carried out to a gate electrode pattern with a line breadth of about 0.35 micrometers by the excimer stepper, and the resist film R2 is formed. next, an etching system (it accm(s) reactant gas: -- O2=75sccm [CI2\]\6 --) efficient consumer response type [for example,] Pressure: 0.4Ps, mu wave output:1200W (2.45GHz), RF bias:70-50W (800kHz), It etches by using the resist film R2 as a mask on conditions with a substrate temperature of 20 degrees C, and the gate electrode 31 of a polycide which consists of bottom gate electrode 31a and top

OI

gate insulator layer 24, the gate electrode 31, LDD sidewall insulator layer 25a, the LDD diffusion layer 12 is formed. As mentioned above, the MOS transistor which has the semiconductor substrate 10, an ion implantation is performed and the source drain 97 gate electrode 31 with LDD sidewall insulator layer 25a is used as a mask, into the temperature of 50 degrees C), and LDD sidewall insulator layer 25a is formed. Mext, the 4/Ar=40sccm/40sccm/800sccm, 200Pa, mu wave output : 500 W (2380kHz), substrate parallel monotonous type etching system (reactant gas : CHF3/CF pressure : oxide is made to deposit, etchback is performed on condition that an anode couple 20 semiconductor substrate 10 with reduced pressure CVD on the whole surface, a silicon diffusion layer 11 is formed. Next, for example, cover the gate electrode 31 and the into the semiconductor substrate 10, an ion implantation is performed and the LDD [0123] Mext, after removing the resist film R2, the gate electrode 31 is used as a mask, gate electrode 31b is formed. 91

			٠	
				•
•				

diffusion layer 11, and the source drain diffusion layer 12 is formed.

[0124] Mext, as shown in drawing 26 (b), cover elements, such as a transistor formed as mentioned above, for example, a silicon oxide is made to deposit in about 600nm thickness by ordinary-pressure CVD, flattening is carried out by the reflow or etchback, and an insulator layer 20 is formed. Mext, a silicon nitride is made to deposit on the upper layer of an insulator layer 20 in about 300nm thickness by the vertical-mold reduced pressure CVD of conditions, and the 1st mask layer 21 is formed (reactant gas: SiH 2CI2/NH3=50sccm/500sccm, a pressure: 35Pa, substrate temperature of 750 gas: SiH 2CI2/NH3=50sccm/500sccm, a pressure: 35Pa, substrate temperature of 750

[0125] Next, as shown in drawing 26 (c), a resist film is applied to the upper layer of the 1st mask layer 21, for example, patterning is carried out to the opening pattern of the 1st contact hole of about 0.3 micrometerphi by the excimer stepper, and a resist film is formed, for example, it etches in an efficient consumer response type etching system, and opening of the 1st contact hole CH1 to which an insulator layer 20 is exposed is

carried out to the 1st mask layer 21. [0126] Mext, as for example, (reactant gas : SiH 2CI2/NH3=50sccm/500sccm, a pressure : 35Pa, substrate temperature of 750 degrees C) shows drawing 27 (d), by the vertical-mold reduced pressure CVD of conditions, cover the inside of the 1st mask layer 21 and the 1st contact hole CH1 on the whole surface, a silicon nitride is made to

deposit in about 120nm thickness, and the layer 23 for sidewall masks is formed. [0127] Mext, as shown in drawing 27 (e), etchback of the layer 23 for sidewall mask performed in an efficient consumer response type etching system, and sidewall mask layer 23s, the path of a contact hole layer 23s is formed. By formation of sidewall mask layer 23s, the path of a contact hole

can be narrowed for example, to about 0.1 micrometerphi. [0128] Next, as shown in drawing 28 (f), opening of the 2nd contact hole CH2 with an open aperture [phi] of about 0.1 micrometers to which it etches by using the 1st mask layer 23 and sidewall mask layer 23a as a mask in an efficient consumer response type

25

07

g T

10

ç

degrees C).

			·
			,

etching system, an insulator layer 20 is penetrated, and the source drain diffusion layer

12 in the semiconductor substrate 10 is exposed is carried out. [0129] Next, as for example, (reactant gas: 4/1% PH3of SiH(s) =1000sccm/50sccm, a pressure: 65Pa, substrate temperature of 550 degrees C) shows drawing 28 (g), embed the inside of the 2nd contact hole CH2 by the vertical-mold reduced pressure CVD of conditions, about 400nm contest p type impurity content polysilicon is made to deposit all over the 1st mask layer 21 upper surface, and the embedding wiring layer 30 is

layer 30a. [0131] Mext, wet etching of a phosphoric-acid system is given, for example, and the semiconductor device of the structure shown in drawing 25 by removing the 1st mask layer 21 and sidewall mask layer 23a is formed. As a next process, the upper wiring is connected to the upper layer of embedding wiring layer 30a, for example, or it can

perform forming a storage node electrode and considering as capacitor structure etc. [0132] In the manufacture method of the semiconductor device of this above—mentioned operation gestalt, a tungsten—tungsten silicide film can also be used as the 1st mask layer 21 and sidewall mask layer 23a. In this case, membranes can be formed by the CVD of conditions (reactant gas: SiH3 CI/WF6=300sccm/3sccm, a formed by the CVD of conditions (reactant gas: SiH3 CI/WF6=300sccm/3sccm, a temove the 1st mask layer and sidewall mask layer of a tungsten—tungsten silicide film remove the 1st mask layer and sidewall mask layer of a tungsten—tungsten silicide film

97

07

91

10

formed.

after the etchback of an embedding wiring layer, the wet etching of for example, 20H2

system can be used.

97

07

gτ

OΤ

[0133] Since the material which has etch selectivity to an insulator layer 20 in a mask layer (the 1st mask layer and sidewall mask layer) was used, expansion of the path of opening and retreat of a shoulder are suppressed, and in the opening process of the 2nd contact hole CH2 to the above-mentioned insulator layer 20, it is hard to cause a poor proof pressure, wiring short-circuit, etc. Moreover, it is possible to thin-film-ize the 1st mask layer 21 from the mask layer of the conventional method, the aspect ratio of the 2nd contact hole CH2 can be made smaller than before, and it is hard to cause poor opening, such as a dirty stop. From these things, the early diameter of opening can be maintained [be \ under \ etching \ letting it pass \ it], and opening of the contact hole of the detailed simultaneously perpendicular configuration where the unreliable reliability of the detailed simultaneously perpendicular configuration where the unreliable reliability

50134] Moreover, it is possible to suppress a plug loss by forming the 1st mask layer of the thickness which is equivalent to the plug loss to generate from removing the 1st mask layer 30s. Furthermore, since retreat of the 1st mask layer 21 is suppressed, even if it thin-film-izes thickness of the embedding wiring layer 30 when embedding the 2nd contact hole CH2 with contest polysilicon etc. rather than the conventional method, a plug loss when the depression of a contact hole upper part portion can be made small and carries out etchback can be suppressed further. Since the plug loss is suppressed when the contact junction which this connects stably can be formed and it forms an up electrode in the upper layer of

of wiring with poor contact hole openings, such as a micro loading effect and an etching

an embedding wiring layer, it can form easily.

[0135] As mentioned above, a plug loss is suppressed by this operation gestalt, retreat of the shoulder of a mask layer is suppressed, expansion of a contact hole is suppressed, and the semiconductor device which has the detailed contact which

		·	

secured the reliability of the wiring to the semiconductor substrate which has produced neither short-circuit of wiring nor an etching stop which could scoop out and

suppressed the ** plug loss can be manufactured.

[0136] this invention can apply it anything, if the semiconductor device of MOS transistors, such as DRAM, the semiconductor device which has a contact hole. It is detailed to the converter is the semiconductor device which detailed-izing of equipment and reduction-ization semiconductor device with which detailed-izing of equipment and reduction-ization

were advanced, and it can be provided with junction by reliable contact. [0137] this invention is not limited to the gestalt of the above-mentioned operation. For example, the 1st mask layer, the 2nd mask layer, and a sidewall mask layer are good also as composition more than a multilayer respectively. Moreover, as a plasma etching of an others and ICP type and various kinds, such as helicon wave plasma etching, can be used. [plasma etching \ efficient consumer response type] In addition, change various in the range which does not deviate from the summary of this invention can be made about process conditions, such as an equipment configuration, which has an MOS transistor, a monolayer or a multilayer is sufficient as a gate electrode, for example, it may form an offset insulator layer and a thin silicon nitride on a gate electrode, and may carry out opening of the contact hole to a self-adjustment target. A source drain diffusion layer can use various structures, such as LDD structure, target. A source drain diffusion layer can use various structures, such as LDD structure. In addition, change various in the range which does not deviate from the summary of

this invention can be made. [0138]

[Effect of the Invention] In the method of according to this invention, forming a sidewall in a contact hole wall, and narrowing and carrying out opening of the diameter of opening of a contact hole Use a two-layer mask layer and expansion of the diameter of opening under etching etc. is suppressed by considering as the structure where it does

25

50

12

10

	•	
		·
		·

not have the sidewall structure of reducing a selection ratio about a lower mask layer. Generating of a plug loss can be suppressed and the manufacture method of a semiconductor device which neither short-circuit of wiring nor an etching stop produces of having the detailed contact which secured the reliability of wiring can be

offered.

[0139] Moreover, according to this invention, form a sidewall in a contact hole wall and it sets to the method of narrowing and carrying out opening of the diameter of opening of a contact hole. By removing a mask layer and a sidewall mask layer, embedding, after forming the embedding wiring layer into a contact hole, and leaving a wiring layer, although one layer is sufficient as a mask layer Generating of a plug loss can be suppressed and the manufacture method of a semiconductor device of having the

	DESCRIPTION OF DRAWINGS	
91		

detailed contact which secured the reliability of wiring can be offered.

[Brief Description of the Drawings]

[Drawing 1] Drawing 1 is the cross section of the semiconductor device manufactured by the manufacture method of the semiconductor device of the 1st operation gestalt of

this invention.

[Drawing 2] Drawing 2 is the cross section showing the manufacturing process of the manufacture method of the semiconductor device of the 1st operation gestalt of this invention, in (a), to the formation process of the resist film for the 1st contact hole, (b) shows even the opening process of the 1st contact hole, and (c) shows even the

25

07

10

g

formation process of the layer for sidewall masks.

[Drawing 3] Drawing 3 shows the process of a continuation of drawing 2, and (d) shows

		•	

even the opening process of the 2nd contact hole that (e) penetrates the 1st mask

layer, to the formation process of a sidewall mask layer.

[Drawing 4] Drawing 4 shows the process of a continuation of drawing 3, to the opening

process of the 2nd contact hole which penetrates an insulator layer, (g) embeds (f) and

it shows even the formation process of a wiring layer.

[Drawing 5] Drawing 5 is the cross section of the semiconductor device manufactured

by the manufacture method of the semiconductor device of the example 1 of this

invention.

[Drawing 6] Drawing 6 is the cross section showing the manufacturing process of the

manufacture method of the semiconductor device of the example 1 of this invention, in

(a), to the formation process of the resist film for the 1st contact hole, (b) shows even

the opening process of the 1st contact hole, and (c) shows even the formation process

of the layer for sidewall masks.

[Drawing 7] Drawing 7 shows the process of a continuation of drawing 6, and (d) shows

even the opening process of the 2nd contact hole that (e) penetrates the 1st mask

layer, to the formation process of a sidewall mask layer.

[Drawing 8] Drawing 8 shows the process of a continuation of drawing 7, to the opening

process of the 2nd contact hole which penetrates an insulator layer, (g) embeds (f) and it shows even the formation process of a wiring layer.

[Drawing 9] Drawing 9 is the cross section of the semiconductor device manufactured

by the manufacture method of the example 2 of this invention.

[Drawing 10] Drawing 10 is the cross section showing the manufacturing process of the

manufacture method of the semiconductor device of the example 2 of this invention, in

(a), to the formation process of the resist film for the 1st contact hole, (b) shows even

the opening process of the 1st contact hole, and (c) shows even the formation process

of the layer for sidewall masks.

25

07

91

OI.

[Drawing 11] Drawing 11 shows the process of a continuation of drawing 10, and (d)

·				
			•	
		·		
			•	
		·		

shows even the opening process of the 2nd contact hole that (e) penetrates the 1st

mask layer, to the formation process of a sidewall mask layer.

[Drawing 12] Drawing 12 shows the process of a continuation of drawing 11, to the

opening process of the 2nd contact hole which penetrates an insulator layer, (g)

embeds (f) and it shows even the formation process of a wiring layer.

[Drawing 13] Drawing 13 is the cross section of the semiconductor device

manufactured by the manufacture method of the example 3 of this invention.

EDERWING 191 DERWING 19 18 THE CLOSS SECTION OF THE SEMICONDUCTOR DEVIC

[Drawing 14] Drawing 13 is the cross section showing the manufacturing process of the

manufacture method of the semiconductor device of the example 3 of this invention, in

(a), to the formation process of the resist film for gate electrodes, (b) shows even the

formation process of the layer for LDD sidewall insulator layers, and (c) shows even the

formation process of a LDD sidewall insulator layer.

[Drawing 15] Drawing 15 shows the process of a continuation of drawing 14, in (d), to

the formation process of the 2nd mask layer, (e) shows even the opening process of the

1st contact hole, and (f) shows even the formation process of a sidewall mask layer.

[Drawing 16] Drawing 16 shows the process of a continuation of drawing 15, to the

opening process of the 2nd contact hole which penetrates the 1st mask layer, (i)

embeds (h) to the opening process of the 2nd contact hole which penetrates ******,

and (g) shows even the formation process of a wiring layer.

[Drawing 17] Drawing 17 is the cross section of the semiconductor device

manufactured by the manufacture method of the example 4 of this invention.

[Drawing 18] Drawing 18 is the cross section showing the manufacturing process of the

manufacture method of the semiconductor device of the example 4 of this invention, in

(a), to the formation process of the resist film for the 1st contact hole, (b) shows even

the formation process of the layer for sidewall masks, and (c) shows even the formation

brocess of a sidewall mask layer.

25

07

91

0I

[Drawing 19] Drawing 19 shows the process of a continuation of drawing 18, to the

opening process of the 2nd contact hole which penetrates the 1st mask layer, (f) embeds (e) to the opening process of the 2nd contact hole which penetrates an

insulator layer, and (d) shows even the formation process of a wiring layer.

[Drawing 20] Drawing 20 shows the process of a continuation of drawing 19, (h) shows even the formation process of the resist film for storage node electrodes, and (i) shows

even the formation process of a storage node electrode.

[Drawing 21] Drawing 21 is the cross section of the semiconductor device manufactured by the manufacture method of the 2nd operation form of this invention.

[Drawing 22] Drawing 22 is the cross section showing the manufacturing process of the manufacture method of the semiconductor device of the 2nd operation form of this invention, in (a), to the formation process of the resist film for the 1st contact hole, (b)

formation process of the layer for sidewall masks.

[Drawing 23] Drawing 23 shows the process of a continuation of drawing 22, in (d), to the formation process of a sidewall mask layer, (e) penetrates the 1st mask layer and (f)

shows even the opening process of the 1st contact hole, and (c) shows even the

shows even the removal process of the 2nd mask layer and a sidewall mask layer to the

opening process of the 2nd contact hole attained to the middle of an insulator layer.

[Drawing 24] To the opening process of the 2nd contact hole which penetrates an insulator layer, drawing 24 shows the process of a continuation of drawing 23, (h) 20 embeds (g), to the formation process of a wiring layer, (i) embeds it and it shows even

The etchback process of a wiring layer.

[Drawing 25] Drawing 25 is the cross section of the semiconductor device manufactured by the manufacture method of the 3rd operation form of this invention.

[Drawing 26] Drawing 26 is the cross section showing the manufacturing process of the manufacture method of the semiconductor device of the 3rd operation form of this invention, in (a), to the formation process of a transistor, (b) shows even the formation process of the 1st mask layer, and (c) shows even the opening process of the 1st process process of the 1st process pr

25

91

0I

	·	

contact hole.
[Drawing 27] Drawing 27 shows the process of a continuation of drawing 26, (d) shows even the even the formation process of the layer for sidewall masks, and (e) shows even the

- formation process of a sidewall mask layer.

 [Drawing 28] To the opening process of the 2nd contact hole which penetrates an insulator layer, drawing 28 shows the process of a continuation of drawing 27, (g) embeds (f), to the formation process of a wiring layer, (h) embeds it and it shows even the etchback process of a wiring layer.
- [Drawing 29] Drawing 29 is the cross section of the semiconductor device 10^{-10} manufactured by the manufacture method of the semiconductor device of the
- Conventional example.

 [Drawing 30] Drawing 30 is the cross section showing the manufacturing process of the formation manufacture method of the conventional semiconductor device, in (a), to the formation process of the resist film for the 1st contact hole, (b) shows even the opening process of the 1st contact hole, and (c) shows even the formation process of the layer for
- sidewall masks.

 [Drawing 31] Drawing 31 shows the process of a continuation of drawing 30, (e) embeds to the formation process of a sidewall mask layer, and (f) embeds (d) to the opening process of the 2nd contact hole, and it shows even the formation process of a
- [Drawing 32] Drawing 32 shows the process of a continuation of drawing 30, and (a) shows [(b)] even dirty stop generating in opening of the 2nd contact hole to the formation process of a sidewall mask layer.

wiring layer.

07

91

- [Drawing 33] Drawing 33 is the important section enlarged view showing the process of a continuation of drawing 30, (a) shows even the formation process of a sidewall mask
- layer, and (b) shows even the opening process of the 2nd contact hole. [Drawing 34] Drawing 34 shows the process of a continuation of drawing 30, (a) shows

even the formation process of a sidewall mask layer, and (b) shows even the opening

process of the 2nd contact hole. [Drawing 35] Drawing 35 shows the process of a continuation of drawing 34, (c) embeds, and to the formation process of a wiring layer, (d) embeds it and it shows even

the etchback process of a wiring layer.

electrode, R1, R2, R3 -- A resist film, CH1, CH2

[Description of Notations]

10 [—— Source drain diffusion layer,] —— A semiconductor substrate, 11 —— A LDD diffusion layer, 12 20 [—— A part of 1st mask layer] —— An insulator layer, 21 —— The diffusion layer, 21a 22 [—— Sidewall mask layer,] —— The 2nd mask layer, 23 —— The 1st mask layer, 25 —— Sidewall masks, 23a 24 —— A gate insulator layer, 25 —— The layer for LDD sidewall insulator layer, 25 a—LDD sidewall insulator layer, 26 [—— Gate electrode,] —— 30 A capacitor insulator layer, 30a —— An embedding wiring layer, 31 31a [—— Plate electrode,] —— A bottom gate electrode, 31b —— A top gate electrode, 32 33 [—— Plate electrode,] —— A dirty atop, [—— A contact hole, MN / —— A storage node, PL / —— A plug loss, ES / —— A dirty atop, [—— A contact hole, Mo / —— Retreat width of face, H / —— It dents and is S. / —— A proof-pressure fall part, X / —— A substrate should scoop out.] —— An up

·			
			•

(A) 辦公預耕關公(11)

(91) 司權 韓國本日(91)


₽番關公願出稽替(II)

日4月11(8991) 辛01 元平 日間公(\$4)

7 3	51/58 HOIT 51/60		82/12 HOIF 51/58
1	87/12		21/28
W	21/302		\$1/3062
621 B	01/12		801/LZ 2428/1Z
10 71歳の更永龍	农箭未 		
9817000) 0 0 人魔出(17)	ササ9 8 0 1 - 6 本題	21)田蘭县台
	-= 1		•
7 目下 9 川岛北区川岛都	靠 克東	日12月4(7991) 華2点5	₽ 日瀬出(22
真寶	西中 客脚発(27)		
7 目上 9 川 智 北 宮 川 目 3	春 京 東		
内扩会左右	4-=		
油二炬	岡曼 替明発(27)		
• • •			
	· .		
	8 129 0 L Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	8 123 01/12 3 01/15 10 7 1 歲の賣來備 來稿末 來稿查審 2 8 1 2 0 0 0 0 0 人園出(117) 2 8 1 2 0 0 0 0 0 人園出(117) 3 8 1 2 0 0 0 0 0 人園出(117) 4 4 会 左 恭 一二 7 目 T 3 川品 北	8 123 01/72 1 O 7 1 漢の函來稿 來稿末 來稿查審 2 8 1 2 0 0 0 0 0 人園出(17) 4 4 5 5 4 - 二 \(

去去查獎の圖裝和鄭半【新各の興発】(\$e)

【储量】(Lg)



(e)

02

半端本装置の製造方法を提供する。 「競光手段」半導体基施10上に絶縁機20を形成し、第1マスク層の に第1マスク層21を形成し、第1マスク層に第1 上層に第1マスク層22を形成し、第1コンタクトホート こンタクトホールCH1を開口し、第1コンタクトホート かの内壁に第1コンタクトホールの開口径を独めるサイトウォートなイルの では配けイドウォールマスク層をマスクにして第1マスケドウォールマスク層を3aを形成し、第2コンタクにして第1マスケには の間に第1コンタクトホールと連通する第2コンタクト が簡に第1コンタクトホールと連通する第2コンタクト か配に第1マスクトホールと連通する第2 かのに第1マスクトホールを調査を貫通する第2 れた第1マスクトホールを調査を貫通する第2 れた第1マスクトホールを調査を貫通する第2 れた第1マスクトホールを調査を貫通する第2 れた第1の数とには、2000年の1000円がある。

なひ主のたペイスやくモベエヴィーEぐの韓届【関照】 るでするイベぞくにな職機なり発酵を対験信の譲届、a

。るで放張る 0 を 層線通

用ひよづかくそぐエケスさての鬼禽高丑都が母王の心か 50 れかの工程が低圧高密度のプラスマエッチングにより開 **小鎖を聞々スアパーセセドトせびよは願々スァら業**靖前 . 3

> 加班サンにいている■セスタⅠ歳店前【8更永額】 · 宏 化 宜 燥 (0

置装本事半の舞踊「再永龍る方加沢ではなるきでならご よろ多丸鬼蚤やくモッエム闘 カスア 1 歳頃前 ,多層 カス アパートウィトせひよお厨々スマ2滾멺前【7頁永韻】 。我 大 査 襲 の 賢 装 本 尊 半 の 糠 语

「再来請るで気法ではなるきでなることも会出味難せく 04 そいエム蜘婦路場前、多國人スワ 1 歳場前 [8 更永額] · 宏 石 宜 奨 (0 置 萎

本尊半の舞場1頁水繭でで許多野工でを去網多園セスタ パートウィトセ国前ひよは励々スマ2歳頭前 、ゴ間の寒 エるも口関多れーホイセセンに2歳るも断貫多期縁略屈 前アノコセスマ多層セスマ1歳塩前、5歩エるを口関る バーホイセセンに 2 歳 3 圏 セスマ 1 兼 靖 債 【 8 東 永 精 】 。五大武獎

の置装本彰半の舞場「再來稿る名で野工るを去紛多層で スアパーをウィトも重備ひよお園々スケ2兼塩値ご胡同 、な野工るも口閣多ハーホイクをくに2歳るも函質多期 舞跳ធ前アノゴセスア多圏セスア1業ធ前【4更米精】

エるも口間多パーホイクをくにく滾るも敷コた土の麹縁 蜂場前 、J 壐貫多圏 √ スア I 養婦前 、放野工るを口閣多 · 对 氏 宜 煙 O

・お 大 査 獎 の 圏 装 本 尊 半 の 舞 張 I 更 永 簡 る 志 丁 母

置装本菓半の簿店I原水箱るあで野工るから出る多類録 鵐品前丁ノ面貫多圖セスマⅠ歳멻前,な雰エるを口閣多 パーホイクをくにな譲り聞りたア [龍頭前 【 2 更永精】 。おれ武嬰の野遊れ第半る方序を

トホールを導電体で埋め込み、配線隔を形成する工程と **グセンに 2 譲ひ 1 は ハーホイ 6 をくに 1 譲る も 重 重 语 前** 、2 掛工をで口間を10

一ホイベをくに2歳るで函貫多類縁略項前アノコベスタ る倒 C X Y I 策 式 ft さ 口 間 th 1 (一 木 1 ℓ € ′ C 2 譲 店 前 ٠7

野工るも口閣多パーホイクをくに2歳るも配重ろパー ホイセセンにI兼ज前コ層セスアI兼ធ値アンコセスア 多層 C ス ア ハー k ウ l ト せ G 値 ひ よ は 層 C ス ア 2 譲 G 値 , 5 野工るす

加張る圏々スアパーセセドトせるめ繋き登口閣のパーホ イセセンに1歳帰前ゴ塾内のハーホイセセンに1歳帰前 、2 融

エるも口関多パーホイ *仓仓* ′ □ I 譲 3 圏 *仓* ⊼ ▽ 2 譲 G 値 ٠, ٦

野工るで気法を聞せたア2歳ご園土の園せたマ1歳帰消 、 5 野工るで放沃多國でスタ1 第31土類爆蜂帰値

【開酵の水蘭視針】 I

でいきろうおやの野工口間のハーホイクをくにく詫びよ は野工口間のパーホイベをくにI 歳頃前【3 I 更永龍】 半海体装置の製造方法。

の舞踊もI更来葡るも気班でくにいるしたる図盤通路哨 、し気殊すくにいぐ

小室多層でスケバーをウドトや歯前ひよは圏でスケ婦前 、J 対形でくにいく外類を刺縁略語前【2 1 更永龍】 。 去 大 査 獎

の聞芸本尊半の舞踊21頁永龍るで加張では材るきでな **よこらとを出現数サンチャエン類縁略塩前 ,多関セスタ パートウィトせ遠値ひよお園々スマ瑶前【bI 更永繭】** 华海体装置の製造方法。

の舞品21剤水桶るで加班かくにいるい方を閉線通帰値 , J 双紙 ひく こりぐ 小室 多層 セスタ

パートウィトせ場前ひよお園々スマ遠前【&I 即永輔】 ・お式査獎の置差本事半るも気

紙のよぶ体材るで育る出班置やくモッエアし校ご園線通 塩値多層 4 ス ア ハ ー k ウ l ト セ 蛋 前 ひ よ 4 圏 4 ス ァ 蛋 前 、 つ 赴 る こ 辞 工 を も

去納る層々スアパーセウドトセ塩前ひよお園々スア塩前 `7

野工るで気が多層線局、各点の型でや重算をルーホイ ₹センロのでは、
では、
がいる。
がいる。< , 4 掛工るで口閥

スマ多層セスアパートセイトセ語前ひよお園セスマ語前 、3野工る下

魚班多園々スアパーセセドトせるめ繋き登口閣のパーホ イグをくに I 譲帰値 J 塑内の N ーホイグをくに I 譲帰値 ٠,

野工るも口閣多パーホイクをくに「歳コ國クスマ婦領 、3野工る下加張を関セスアコ土蜘婦蜂店前

野工る支加部多期韓略コ土那基本等半【21更永繭】 項10記載の半導体装置の製造方法。

不簡もるプセンモベエアスミての本れもいのとトセテス ECRATT、ICPATT、あるいはヘロンをプラ ねやくモビエダスでての鬼窓商丑却靖前【11更永精】

10 口る工程である請求項1記載の半導体装置の製造方 願のよコやくそでエアスでての鬼密高丑却な野工のかけ でいよろうお心の野工口閣のハーホイクをくに2歳ひよ お野工口閣のパーホイグをく□【譲帰値【0Ⅰ更永續】 。 去式 童 獎 の 賢 葵 本 尊 半 の 舞 店

5リコンあるいは酸化シリコンにより形成する商水項7 い木多圏セスアパートセドトせびよお圏セスア2莆頭前

気張びくにいぐ外室を屬々スタⅠ歳頭前【8更永韻】

30

30

[0007]但し、SACを実用化する方法には、薄い 50 。るいて内されな飛びがなされている。

. ひお丁作さえ考し次而不お用點の子ご的来群 , しなし 。るるで内強一なので許多点次さなご難断心をなたか口 ▼ファ出コおむから動き付が米額の来がよれずい , 0 あ と言われている技術であるSACの形成法にはいくつか るきで习要不多欲会情遊のかけ合置立のこ【8000】 Cと略) 技術が注目されている。

A 2 T以 ; tostno Contact; 以下と A 2 T以 ; tostnoch A 2 T以 ; tostnoch A 2 T以 に A 2 Tu に る者でコ要不多務会情題の土々スタのもかのかけ合置か の野工パーホイセをくに、アンろに一の子【3000】 。るいてたる依本な新姓小小翰の欠ト

せれケいなるよコ帝技光篇、アロが。るい丁になる兼因 なか小部のストセパナ、やさけななもゴボバち小小舗な 静磁箔刀的果舗。るるでめないな得るるとかくき大多谷 条指鴉のかは合置砂ゴは式いき大なきてる割のかは合置 か、0 よ丁になる因恩な虫不善近のきてさばのむけ合置 かのれゃそス、おホン。るることのおご難因な許難のド 向け露光装置においては、セルサイズの微細化のトレン 類量m μ δ 2 . 0 式作台表策亚强 , J ά J 【 β 0 0 0 】

估計收損與の外遊量,坊ち袋關松辭麸るを光麴丁以用多 ハールではKェFエキシマレーザー (248.8ヵm) 3 5 µ m 1 6 2 . 0 . M & & 5 7 7 ± M I 2 1 O 1 - 1 (m 4 6 8 5 n m) に短放長化された。現在では「競を用いた 0. ると) 騒 i され (mmるとり) 鎌 a な光るを光靄くーを 光のmuc .0~0 .1 AX N せくーを N [E 0 0 0]

ハ、ブンム外変な考大の間のこ、しみ枝ごMAROM8 露光技術は、メモリを例とすると、1MDRAMから1 ・対きてたち効率のより外銷 。るい丁乙糖苺ゴ01茄 0g 台高のスサロヤイスシン、体材イスシン、蜀蒌光鷺、C てし国裔多独群から合は重、独群私でかし次校コパー

成されてきた。光露光技術の高疑嫌力化は、 ゴぎていか 蚤のよゴ外代戦職高の游技光露光ゴ寺、地重の游技工献 た。この高集箱化は半導体装置の製造工程における 帯掘 おれ、縮小化に伴い半導体装置の高速化も実現してき 代へ進み、 子ぜインルールは前世代の7割の縮小化が行

【従来の技術】近年のVLSIの高集積化は3年で次世 [0000]

。る 专関 习 去 古 彭 嫂

* & 112 W

Aに関し、特に敬頼なコンタウトを有する半導体装置の 10 大直頭の圖裝本萬半的即発本【理代游技 5 专風の即発】

110001

【明婚な職箱の問発】

。· 去古武姓の聞裝本尊半の韓语 3 [頁

永備るあびせくモッエアスミヤの山かすいのてトセアス ECRタイプ、ICPタイプ、あるいはヘリコン放プラ ななくそでエタスでての 五密高丑型場前 【71原永韻】

大査螺の園装料等半の練品 2 1 更永楠をあり野工るで口

。るで私法コIS圏セスア多IH

。 るきかなりこる

01

成により、第2コンタクトホールCH2の関口径を約

CH2を関口する。サイドウォールマスケ層23aの形

パーホイセセンに2歳る廿さ出稿301別基本尊半丁し

西莨多0 2 翅縁跳 , い計をたくモッエの3 むヨ I R ア J

国21およびサイドウォールマスケ層23aをマスカと

でスタ、コごよを示コ(e) 「E図、コ水【b I 0 0】

の終ゴウボルな、00株を発口関のハーホイセをくに、0

よコパニ。るで放狂をBE2圏代スアパーセセリトせ

RIEなどによりエッチパックを行い、ポリシリコンの

お永陽, コでおを示引(b) IE図, コ水 [EIOO]

。るで放張る 8 4 日用 4 スアパートウィトせ、アサ台蘚 単了 見 題 O m n O O I 済 コ 面 全 多 面 土 I S 層 C 入 ア プ 人

よいシリコンを第1コンタクトホールCH1内を埋め込

おえ門 ,コでよを示コ (o) 0 E 図 ,コ水 [s I 0 0]

行い、絶縁膜20を露出させる第1コンタカトホールC RIE (反応性イオンエッチング) などのエッチングを 対太陽, コでもを示コ (d) 0 E 図, コ次 [I I 0 0]

30 形成する。

ま1 月期イスシンガしたくニーセハコくーセパルーホイ 44くCのΦMU4、O別太陽のよコーパセモスマシキ エ、コ暦土の12層6人で。各で気形を12層6人でア 当ち斯琳をくにいぐいか別え帰、多式し気紙を02類舞 せ、リフローあるいはエッチパックにより平坦化して絶

素子を形成し、その上層に例えば酸化シリコシを推荐さ ゆるおもんでくそくとのMロなし示図, コエの「敢基本 尊半, ゴぐふを示ゴ (s) 0 8 図, をま。るを即婚ゴイ 10010] 上配の半導体装置の製造方法について、以 法典部半、ひお丁片末込め単ならの 6 層線届み込め単ご 内小一ホイクセンに、ひお丁パち口閣な小一ホイクセン されている。絶縁聴20には半導体基板10に産するコ

の上層に例えば酸化シリコンからなる絶縁膜20が形成 の 子、O おフバち気形が干茶の3 むやべどくそく2 O M い の断面図を図29に示す。半導体基板10上に図示しな 劉裝卦彰半式し査襲てし用敵多おたの頃土【6000】 。それてなるな話なおれる

も口閣丁の姓る母のハーホイクをくに、J 気邪るハート ウドトセゴ塑内ハーホイクをくこの層をおろりステの合 式るも口闘多ハーホイクをくになるよるいてれる殴るか 来が、アンチ。いむ許をるさけ言ろいを水鹽鵯がまくる 【0008】しかしなから、SAC茲衛はトータルで見 。るいてたさえ客なおむこれでくこで動

多5×5℃ 粗密高多小池の恵敷やくキャエ, 0 i 2 , い よっても今異なるが、基本的にはCF系保護膜を使 コた大軍城の置装、アンムススかロと出発監高 N ii S 妖。るる丁葉必なくこるすていて多高数とくモッエい高 の 類類 む で 太 る 卦 ち 址 引 多 セ く モ 火 エ ケ 土 類 ' N , i 2

19 E 1 6 7 - 0 I 水開針

0.1

しの間をパーホイ々やくに、パ子をやくモペエアノ〉さで示し、10間をパーホイ々をくに、パ子を入くに、ことには、100とはない。100とは、100とに、100には、10

> 見多 即 趣 の 層 々 太 ア の く に い ぐ じ 先 ま 丁 合 掛 ご 同 な 土 イベグスで、ゴま 6る私は患るすうすみしご話き主発 のてぃイスモぃエ今果校セントモーロログトタゴぬ立る な〉高コ更な出イベグスでのハーホイベをくに合製のこ , なるあなおれるかちは映る監察の関々スタるわなりも くそぐエロ関のパーホイセをくに丁し> 見る即郷の圏 6 スマ , ゴは式るを供除る関間なぐよの塩土【8200】 ,るあならごをご話き怜を1ーEぐの離漏却いるあ夏不 玉楠 、O お丁c なう쑛丁いおご S 砂倍な輸頭の腎瘍婦の 内パーホイグをくに 4 開線頭の3 む 1 5 耐力イーヤブし 大並な発口閣のハーホイクをンピゴま。>附多夏不イク そくに、当な大猷の社班10をくに、のあならこるひ虫 丁いむゴセッパモッエのこお丁によゴ合都 ,ひむ〉き大 な」9×ログでて、コでよず示コ(b) 2 8 図 , 5 5 t 去締るくにじらじたの猫代のパーホイセをくに , いける てゃれ そい 工ままの 路状なら よのこ 。る ひ 単 放 H 冬凹 な 考大プロはコホ土のハーホイグやくにのり 8 胃糖漏み点 は町、できずなよコを土谷に付き十分内化ーホイクをくに らゆうこるのてし大雄な登口閣のリーホイグをくに、5 らも気汚る 0 を 層線 頃そ込め 埋て せち 酢 兼 多く に じ ぐ じ **売い面全コ圏土の圏でスマひよは内パーホイクをくこふ** Jロ関 ,コčふを示ゴ (o) B 8 図 ,コ次【S S 0 0】

よれされてなどに、対応目の間を本、フcが、Cをこの パーホイでなくに、対応目の間発本、フcが、Cをこの 間のパーホイでなくに、し気が多パートウィアサコ盤内 外題務の図でスマ、アムはコおれるも口間フを突き登口 その線局、し時時を退路の図でステパートウィアナび及 が譲いの場局、スカンサの下でイスを、エウィーE 登録の図数本等半るですタイクをくにな職婚よし別解を 登録の図数本等半るですタイクをくにな職婚なことを

ま室込力勘載の聞くスアよりあ式の大雄のくだーア . C

•るあひとこるも典盤をおた

0₽

30

> 係の17] 上記の7年によれば、普承のSACと類なり、24といいは来ないの17] 上記の7年によれば、普承の第独プロセスな予例へいた、2440ロローディング登集を存職を公開はしている1~0、24mも確保の登組な口ンダクトオーアストンの、24mも確保の登組な口ンダクトオーア

。るご主な良不口閣のハーホイセセ

· るきでならこるも放査会口関の

あで口間のハーホイ々をくこ2歳の頃土 [6100] 、おやくそでエの02歳縁端さなさなくにいぐ小鐘、さるななしを踏載の題くホーな口口でのへ面表02歳縁端 たかなて高、なるを計載のよい様人のくちトやくそでは お面割ハーホなくちト様人おすハーホイ々をくにの出イ 単の題くホーな口口でお隠跡、のなう>コ舎写鑑時でま トテーロロベトマコはおよるを開始を決及とくそでよな緒 こるもつのるご主な主発ので、イスキベエや果然やく しばは多諸単の題くホーな口口で、フc並 [0200]

小多出現露くにいぐいお枝おるを、4を図【1200】

、おお代表録の園装本等生の服徒本の記し【8200】 多パーホイクをくこと終习國クスター発品前、おり遊技 経路間前ン山面直多國クスター第記前、な民工をも口閣 スター様品前、おりしき、なるあり起工をおり出題多題 大ター様品前、おりしき、なるもりをしている。 では、な民工の間をパーホイクをくことには、 にの説を表します。

。6音でなるころを放張を合強イセセン

のな状質産剤はな職機がし発酵を発酵の凝固、いなの **夏不口関バーホイセセンにの3おてペイスセンモッエ中** 果依やくトモーロログトマ、さみを登口閣の関防アン) を中々くモッエ、されらつてたから、 ロンコノはきじる 夏不口閣のろなたゃイスモゃエ ,きずならごるすうち小 よりも来勤を出てセグスでのパーホイクセンに2歳、5 鎖でなるころを小麹蔵のお聞々スマのお衣来が多聞々 スアI 歳, 対害。い>コJコ騒き旧る3な1ーEぐ麟踊 今見不丑幡、ケのるいておち睛咻な大雄の野口閣、ひま フルち師専攻武炎の陪肩の治口閣、さなくころがブしょ でスマ多國でスアノ飛るあり登載いなち許多国でスワル ブいよう野工口閣のハーホイグをくて2歳るを抜う類 舞跳のこ。る下口開きハーホイクをくに2歳ゴ類縁銚丁 J 3 4 X 7 多聞 4 X 7 1 歳のこ , コ水 。 5 も口 闘 多 N ー ホイセセンに2歳コ闘セスア1歳アレムセスア玄関セス アな策ひよは闘々スアパーセセイトせれる姓き登口間の こ、ゴ水。るの整を番口間のハーホイクをく口「譲、」 **双領金額セスアパーセセドトセコ塾内のパーホイセセン** CI 歳のこ、コ水。るで加張多パーホイセセンCI 歳コ 園でスマ2票、コ水。各方面纸多園でスア2課コ園土の チ、J 放張多聞 C K F I 譲るむ J 近離 いむち 育多園 C K 構造的に強択比が低いポリシリコンのサイドウォールマ

おば、まず半薄体基板上に絶縁膜を形成し、その上層に

よごおた査健の質蔑本等明の本文明で本の頂土【8200】

成する工程とを有する。

である。 「0033] かいに、 世界を整確してインク圏や形成する工程 の半額を禁煙の製造力法は、 半線を基板上に搭載機が形成する工程 はする工程と、 世界を登録したインク圏を形成する工程 が日常の入り間を形成する工程 が日常の入り間の対し、 本発用

・ は出来を ・ はない ・ はい ・ ない ・

 ΩĐ

20

03 にの状形直垂形形な職券式し界獅を投降目の凝頭,いむ の見不口閣パーホイグやくこのろおてゃイスやくそゃエ 今果校セントモーロロセトア , さ昇多野口閣の関係ブし 断多中せくそぐエ、さかろこのされこ、考了ならこるも >>ゴノ弦を厄多丸不口閣の込むとツイスモビエ、きび なろころも>ち小まの上来がま出して>スてのリーホイ ひそくにく譲、で強何なよこるも小麹蒔のよ胃 クスアの おむ来がる圏々スア1歳 ,>>コしこ話を行るろなイー パーホイクをくに2歳のよごれこ。るであ紙で降はるき **ずならこるとまれ来資化くモッエと類縁熱멺前,多闇で** スマルーセウイトセ張前ひよお聞々スマ張前 , おコ厳刊 10036] 上記の本発明の半導体装置の製造方法は、 ·るきでなくこるすくのきる

で許多出班圏やくそぃエアし抜コ圖集頭多層でスアパー たウイトせびよお聞せスタ , ひよゴホニ 。るを加班アン こじぐじ先多層無偏漏前 、人気紙でくこじぐ小室多層で スマルーセウドトセ張前ひよは聞々スマ먘前 、おコ厳役 、幻去六<u>新獎の</u>蜀港科第半の開発本の靖土【2 E 0 0】 。るきでなるころを放張引展容

08 万のるい丁作ち歸職な太口やでと、各合學るで和悉多顧 合強1 4をくにるで赭麹コ宝安,0 よぶなご。るるで錐 **両よろこるも〉無ご的資実、J間啡多人口やそと、別**む おブノ気張る圏セスマ1歳ツ奥恵の代るもど肝コスロゼ ○マカン主発のよコセッパモッエの関係届も公の車、さ 体ろこる卞去斜多圏セスアルーセセドトせびよは圏セス マゴ炎セッパモッエの腎療漏み込む戦 ,ゴだえのこ。る を去網杏園セスアパートウィトせびよは園セスア、<u>勢</u>去 し去納る本事故の箱具のれーホイクをくに丁したべれそ マエ 、から酵車る本館都に面金でんどの埋き内パーホイ **でなくにな策、コ水。るを口閣るハーホイでをくにな譲 ゴ類縁蛛ブノムセスア多爾セスアひよは爾セスアパー**& ウギトセガの繋み路口閣のこ、ゴ水。6の繋み路口閣の **パーホイクをくにI譲、J気汚多聞クスアパーセウイト せコ塑内のパーホイクをくにI 歳のこ , コ次 。るを加邪** 多れーホイクをくにⅠ譲コ國クスタ , J 気狙玄國 O X タ **れば、まず半導体基板上に絶縁膜を形成し、その上層に** よごおた武獎の置装本尊半の明発本の靖土【4 8 0 0】 . 各下放紙の

。るあ丁翁 01 よコ体材るで育多出現数やくそでエアし抜コ闘線帰帰前 **斉多ろ野工るで去紛多圏でスタルーセセギトせ頭前ひよ** 谷圏へ入下帰前 、当野工るで知法多層線通 、そぶる型で 本雷彰をパーホイ クセくに 2 歳ひよはパーホイ クセくに 5 歳るも断貫多期縁路場前アンコセスアを聞せスアルー もウイトも靖はひよお園でスマ鳿萌 、ろ野工るを気張る 聞へスアパートウィトせるの数多登口間のパーホイクを くに 1 策場値 7 塑内のハーホイクをくに 1 策場値 、5 野

【0041】以下に、上配の本実施形態の半導体装置の 。るあで聞装料専半るで育まイセセン

こがロスを抑制した、配線の信頼性を確保した際細なコ くそでエタイーをくの暴頭、ひお丁パちは吸水大並の番 のハーホイクをくに、お置装料専半る内心(0 4 0 0 1 でく171路級

J O I 斌基本尊半 , O 各丁片末公公里协 B O E 圖線頭系 込む型コ内ハーホイクをくに、O まプれち口間なハーホ る。 絶縁膜20には半導体基板10に産するコンタカト M えば酸化シリコンからなる絶縁膜20が形成されてい **⇒園土の子、ひおフれち知讶な干素のとなせんだくそ**Ⅰ BOMいむし示図コ土01対基本事件。を示り「図多図 面商の쀨港本郡半さし置襲のより出行の襲後の譲渡す 類独敵実Ⅰ叢【6 8 0 0]

。 各专即据了乙酰卷多面图 , 了以

てゴ鐡張の誠実の明発本 ,ゴ不以【鐡独の誠実の明発】 [8 6 0 0]

. 占考で放

よこるい用>しま刊タヤトセアスミヤ越くにじへ、ヤト ce) AAA, I C P (Inductively Coupled Plasma) & 文々凝としては、ECR (Electron Cyclotron Resonan うての奥忠高王却。るちでなることは高を姓大異のだく モッエ、ホムン舎大な丸のハホシミ卦中枝くたトゴるゴ い高心鬼職軍式ま 、0 ま高心性逝面のくたト、6 式るな > ち小松率新るで突衝与干球ス氏性中令くたトの助, な くちトプ中スーぐくを卜ろれち丸紙コ勢近面麦芽基 、3 るかち主発るアスミアの鬼密高アいおコ宝やくそじての 田却。6野多ケスで下の鬼密高、J輸雷多スは卦中丁c よづ千角一半パネエ高るひ 生果 味のチ , し 敷 吐る千 角 由 自の中マスランサち話稿多掛節コ間空御放、おブルは コマスでて恵密商丑却。いるま室が用動の置装やくそで エの主発アスラと関密高・丑却るいて作ら目出近昴 , お **プ点騒でいる口閣パーホイセンスで高今時時曳馞高の**拏 口閥、なるあず錐石3倍野風よず闡揚野風アスミてのて トを来が、おコロ間のハーホイ セセンロ。るるり雪エる を口関 (も コヤンモッエアスミヤの カ密高田却な野工の はれずいよう かかの 耳口間の ハーホイ 々ぐく こ 2 譲 ひよお野工口閣のハーホイグやくに1歳帰備、却コ産刊 、幻光亢武學の智慧本尊半の明榮本の漏土【7 8 0 0]

同ならこるも現実でらこるも気迷すくにいぐじれる冒藤 踊、J 魚班 かく に い ぐ 小室 多層 セス ア ハ ー ま セ キ ト せ ひ 北は関セスタ、J気紙でくこじぐ小鎖を刺繍端、おりめ ゴのコ。る考でなくこるで時明>ち小玄スロセミトのき ろさし セッパチャエ , きか > ち小 多 む凹 の 代 胎 む 土 パー ホイベやくによてJ外類酸さCL出式未知多型類CB線 1947で単のきょぶんどの埋からなくにいぐしたまんし ホイセセンに 2 歳 , T のるい T 作 ち 時 唯 放 退 後 O 層 セ K ア1歳、六末。るきでなくこるも口関されーホイクをく

49 E F 6 Z - O I 本闘針

0 Z

。るで明婚丁ノ照念を 08 一本イクをくに2歳、い計多なゃれもゃエコ面全丁コ覇 【0048】次に、例えばECRタイプのエッチング装 。るで放泳多0を緊縮頭み込め型、から財

> CH2内を埋め込んで第1マスケ 隔21上面を全面に堆 リシリコンを補圧CVD法により第2コンタクトホール **お討え時 , ゴぐよを示コ (g) 4 図 , コ次 [7 4 0 0]** •>፡፡ ፲

> 去納丁c立头ゴロ関のSHOハーホイクセンにS譲却い るる、ゆるず去絹やくそゃエコ胡同ろやくモャエロ関の 图23aは絶縁酸20への第2コンタカトホールCH2 **セスアパーセウドトせびよはらら聞せたから親。るも口** 出させる第2コンタクトホールCH2を絶縁膜20に開 調多01 放基本専半丁ノ重貫多02 類積端, い行を允く モベエプレコセスマを12扇セスマ1歳をで存る独口開 のもmn00~件 アゴ 智葉 やく モッエの 左 たくロイキャ アゴス冊,コでふす示コ(1) 4図,コ水【8400】 ールCH2を関口する。

> ホイセセンに 2 歳の中mm00 2 体路口閣, るサち出額 モベエブンゴセスアきゅ 6 2 園セスアパートセドトせひ CRタイプのエッチング装置にて第2マスク層22およ ヨおえ附, ゴで右を示コ (a) E図,コ次【B 4 0 0】 n m b に独めることができる。

> の形成により、コンタケトホールの径を例えば約200 か園23aを形成する。サイドウォールマスか園23a スアパーネウイトせ、いおをセベハモベエの85日用の スマパーキウィトセフコ間蒸とくそいエの左式が平計平 、別太門 , コでおを示コ (b) 8図 ,コ水 (b b 0 0] 。るも気弦を 2 國用 セスアパートウィたせ、サ

1コンタケトホールCH1内を全面に被覆して推覆さ 化シリコンを減圧CVD法にて第2マスク層22及び第 20 類別太門, ゴミよを示コ (o) S図, コ水【E b 0 0】 。6 女去網多 I 另類 I K V V V V J と で 日 間 ゴ S

出させる第1コンタトホールCH1を第2マスク層2 裏多しな闇なスマ1歳、47寸まやくモビエブしコセスタ マゴズ門、コごふを示コ (d) 2図,コ水【2400】 。 4 下 放 3 子 7 上 版 R 1 を 形 広 する。

マナンセンニーをパコンーをパロ間のパーホイクをくじ 上額の中mm00を割え限, 山赤鑑多難イスでしコ圏土 01 022图4太下2歳以次。各方成形多22層4太下2歳 に例えば 殖田CVD住により 酸化シリコンを堆積させ、 **倒土の12層4太マ1歳3次。&を表別3を12層4太**マ えば減圧CVD法によりおりシリコンを推構させ、第1 門コ闘王の02類縁蛛コ次。るを放跃を02類縁跳丁し させ、リフローあるいはエッチパックなどにより平坦化 **粧穏して例えば酸化シリコンを常圧CVD法により堆積** 季千素のされて、遊式し気纸を干薬の3おせ太だくモイ いむし示図 ,コ土01 疎基 朴尊半くにじぐ別 え 陋 , ゴ ご あず示引 (a) 2図, でま。各を問題アいてJ 出大武盟

面図多陽疏寒を打击了趣彩疏実本, コイ以 【5 2 0 0】 。 るきでなるこるを散題を聞き本尊半る

で育多イセセンにお職機式し昇動を登職局の魏国, ガし 扇帆多人ロセミと かんかえのへ 甜慈 朴尊半 いかいてじ ±のてペイスやくそペエやイーE くの縁頭, C おフパち 開明な大盆のハーホイグをくに、J開明多匙数の路扇の 【0051】以上のように、本実施形態によりマスク層 。 るきひなくこるも 魚状を合強 イセセに こかなく

こすこ話きに含さな点不イクやくにのとなれてえるも故 A は本本本本・ よっなんこるを簡単ンさんを入口とでて 0.4 のきろぶしんべれモベエ 、きず〉ち小さも凹の代路式土 パーホイクをくによてJ外類載き0 もお式来がま見期の り 5 剛線踊や込む単のきろおんだを重か込むくにいぐい されていることから、第2コンタクトホールCH2をポ 製造方法によれば、この第1マスク園21の後退が抑制 の蜀菇本尊半の瀬形蒴実本。式にあならごすご話多見不 イセセンにのるお大猷の活斑イセセンに、ひ主なホンス るで校习班基本専半プロはご路通れーホイセセンに対フ てよぶ合都、ひな〉き大なスロとでとの腎臓頭も近の単 のよぶ セッパモビエの後の子 、ひ主なる四なき大コ代語 オエリーホイクをくにゴきとざん公の型かくにいぐいた そ後退してしまうので、第2コンタカトホールCH2を き大な闘々スアパーセウィトセブいおコ野工るを口閣る √一市イグをくに2歳却でおむ来訪, ☆ま【0 2 0 0】 。6巻でなるこるも口関多り

-ホイクをくこの状況直垂刮引な職機式し界難を挫難冒 の暴頭、いなの見不口関ハーホイクをくにのろなた。イ Aやくモッエ中果校やくトモーロロセトダ , さ昇を登口 関の財防プリ厳多中やくモベエ、さかろこのされこ。い >コノ話きド多魚不口閧のろなたゃイスモッエ ,きずな -) CH2のアスペクト比を従来よりも小さくすること ホイベゼンに2歳、予鎖石なろこるを外類数のよ图々ス 云のお古来坊多12扇4スマ1歳、土ま。いつコしこ話 きにまとなイーモぐ無漏、ひおフれち肺峡が退後の治腎 の路口関うのるあり齿靴いむち序る国々スワルートウド トせのくにいぐい木い却な虫児番J的査構却 I 2 闘 セス マ1歳、おていなご去た武獎の聞差本事半の遺形誠実本 ,な式にあなくこをご話きひき夏不丑愐おいるあイーE ぐ練品、σまがな糖頭の間整脚のパーホイセをくにる線 **延園下の35点酵童イーヤフになる状況パーデが口閣の中** 0.2 類釋跳, J大滋松野口關了J匙對松甜扇の胎口關の 例6人でおす出た来が、対プいおご舞工口期の5HOV 一ホイベゼンに 2 歳のへ 0 2 麹縁蛛の頂土【 6 4 0 0】 。る者でならならこるもく散耕をぐれて半

図に上層配線を接続したり、配備ノード電極を形成して の後の工程としては、例えば埋め込み配額隔30aの上の必の こ。る方気形を聞装朴尊半の凿構を示ゴ1図、し気紙を 80 E 图 隸 踊 任 弘 公 型 云 下 市 多 番 の 中 m n 0 0 2 制 え 例 ルCH2内に埋め込まれ、半導体基板10に接続する、 30

本子によっているという。 (P) へ 区 、 コ 次 【 7 S 0 O 】 2 図 に ない 、 コ 次 【 7 S 0 O 】 2 図 氏 ス ケ ハ ー セ ウ メ ト セ フ コ 智 禁 な く キ ぐ エ の 任 た し ー セ ウ ユ ナ ケ ス し ト ウ ユ ナ ケ ス ト カ ・ ス ト 田 は の の な な か ス ト ス ー ト ウ ユ ト ト ト ・ の や 大 下 ス ー ト ウ オ ト ト ・ の を 中 気 来 ま を 5 図 み ス ト ロ ロ ロ O O S 体 多 登 の ハ ー ホ イ 々 を く に 、 の よ コ 気 紙 の B

。各を去稿を1 な取れたのよれな用かった。 でいるを表でいる。 (。) との (。) でまずを示 で (。) を (。

・c。 () ***

気張るI A 麹 1 太 ジ 4 丁 7 J 4 く ニー を 7 コ くー を 7 口 関 のパーホイセセンに 1 策の 中 m n 0 0 セ ひ ま ゴー ハ ぃ モ スマシキエ , J 赤盤で 卑難 Q m n O O d 多難 1 太 シ リ ア い用オーセーに3個1022個4Xア2歳3次。&を方法 我去55個人太下2歳、当ち新却了剛期のmn005多 ススク層21の上層に減圧CVD法により酸化シリコン I 讓 J 水 。 各 支 加 班 多 I 2 圖 C 太 写 I 讓 , 對 乡 解 對 写 則 園に鎮圧CAD年により引いいことを200ヵmの職 エの0 2 題舞戦コ次。るで放街を0 2 題舞戦コリル出平 で生物させ、リフローあるいはエッチバックなどにより 酸化シリコンを常用CVD法により約700mmの職厚 プリ野苺を干素のされて、終式し放街を干案のとむを尺 に、シリコン半導体基板10上に、図示しないとランジ こよを示コ (B) 3図、节ま。るを即馈アいて习去式盘 「0054」以下に、上記の本実施例の半導体装置の製 。る名で置装本部半るで存まイセセン

13

100591 太に、図8(f)に示すように、マオナトロサンに、図8(f)に示すように、マオナロンカスのエッチング装置にて約200mmの間に関いますの第1マスク層23aは経緯膜20を露出しまる。酸化シリコンからなる質強して半導体基施10を配出口する。酸化シリコンからなる質強して半導体基施10を配出口する。酸化シリコンカントキールにH2を複線度20を設置しまる。酸化シリコンカントキールにH2を複線度20との数とはよりを表現には、複数に、リコンカントキールにH2を固定に対して、20mmによって、20mmによって、2mmに

S脚羇跳フ J 屋貫多 I 2 層 4 尺 5 1 譲 , 以 引 3 4 人 千 で 4 を く ⊏ 2 譲 0 φ m n 0 0 2 降 3 口 間 , を む を 出 靄 多 0 0 I

49 E Þ 6 Z - 0 I 本闘針

。るきでな」こるの軽りもm

3 aの形成により、コンタカトホールの径を約200n なるスタルートウィトセ。 るで気張る B C S 聞 C X マ 11-40474 ,477000134471441082 **園用セスアパーセウドトサブコ園港やくモビエの左式球** · & £

気活る6.2個用セスアパーセウィトセ, おち酢掛か 刺類 OmnOolT大の形式面を全面に被覆して100nmの リコンを補圧CVD柱にて第2マスク圏22及び第1コ ぐ小室、ゴミ北を示コ (a) 0 1 図、コ水 [6 8 0 0] 。6で去網をIA関イスでリブロ用を一すぐゃ

ての左式一口てくぐを斑山、コ水。るも口間コ22層 4 1を露出させる第1コンタウトホールCH1を第2マス 2圏ガスア1歳、47計またくモビエm n 0 0 2 ブノゴカ スマき18戯イスセリアコ蜀菱やくモビエの左れくロイ ギゼア ,コでもを示コ (d) 0 [図 ,コ次 [8 8 0 0] Bしてレジスト駆R 1を形成する。

くニーモバコくーモバロ関のパーホイセモくΓΙ篠のΦ 08 mn00b0よコーハベモスアシキエ , J 赤盤丁剛期の mn008多麹イスでリアい用きーセーにコ層土の22 國代太下公龍二次。各下面研查22層代太下公讓,對古 CVD法により望代シリンを200nmの聴導で推薦 田敷コ園土の12個代スマ1歳コ次。るで放班を12個 で欠了度、当ち蔚単丁剛類のmn001以転きでふ合 上層に減圧CVD准によりポリシリコンを実施例1の場 耳つろむんいパモッエおいるあーロマリ 、少ち酵却で見 て酸化シリコンを常圧CVD法により約700nmの膜 し野夢を干薬のされて、数式し魚状を干薬のとおもたぐ くらイロカン末路体基板10上に、図示しないトラン よを示コ (a) 0 1 図 , をま 。るを即婚丁いてコおた査 獎の聞義本尊半の殷皷実本の蝠土、コイ以【7000】 。 6 名 丁 圏 装 本 尊 半 る 专 斉 多 イ セ

そくにお酵焼さし男獅き掛腰引の麻踊 , さし時時を入口 とうてみたつえのへ効基本事件 いないてひまのてゃり **スヤンモッエティーモジの蘇頭 , C お丁パ 5 陽 唯 仏 大 盆** のパーホイセセンに、お聞装却乾半る女女【3900】 . & 11

30 8 が埋め込まれており、半導体基板10に接続して 10 緊緊頭を必め取り内パーホイクをくに、ひお下れち口閣 なパーホイクセンに否を重コ01効基本事半おコの2期 化シリコンからなる絶縁聴20か形成されている。絶縁 頭を聞えの子、ひおプパを放びな子素のろむを入でくる 1 SOMUなJ示図コエ0I 建基本事件。 す示コ 6 図多 図面間の質惑本尊半式し重響のよごお式査襲の陽誠実本 7 個 要 第 (S 9 0 0 1

。 るきでなることもを襲き聞きれ事半

た、配線の信頼性を確保した微細なコンタから前部の線頭, 立

【0071】次尺、図11(e)に示すように、ECR 50 グロスを小さく抑制することができ、半導体基框に対す そとのきょオンセッパキッエ、きずうち小多4四の公路 大土ハーホイクタンによてしか顕彰さりも去た来勤多剛 類の06層線漏そ込め町のきろおんなめ町からなくにい そりおきられつれーホイセをくに2歳,されよこる47 A 古聞時故退發の I 2 關 4 太 7 L 策 , 去 ま 【 9 7 0 0 】 . 各当了故与

こるで口関多ハーホイベをくこの状況直垂刮却な職券式 J 界 都 多 掛 静 肩 の 蘇 届 , い む の 夏 不 口 間 パ 一 ホ イ で そ く この当またビイスやくモビエや果様やくトモーロロセト マ、さみる登口関の関防アン断を中やくモッエ、さから このされて。いろコノ話き尼多夏不口閣の当なてビイス モッエ、きかなくこるす〉ち小むの七来がる出イベンス てのられつパーホイグをくこら家、丁頭面ならこをもか 麹蘇のよ園で太下のおむ来が多しる園で太下し渡, 51ま 「いくコリン法を付きるなり~とく数場、ひなてなる問 森な武後の語画の語口関でのる名で武難いなら序る圏 4 スアパートウィトせのくにいぐいたいかなり発露ご的査 かんH2の関口工程においては、第1マスク園21は様 -ホイセモンでのでののの理解を選出している。 。 よちでからならことでし 査算をぐれ チキ

図に上層配線を接続したり、配備/一ド電極を形成して TOPOIM MELLERY MYREM MONO SOLUTION OF THE MARKET OF THE TOPO OF THE TOPOING THE TOPOING OF THE こ。るで放纸を置葉本事半の近隣で示ゴ 6 図、し放紙を 80を顕霧頭で込め埋るで育る蚤のも而れりの2階をす トホールCH2内に埋め込まれ、半導体基板10に接続 グランに 2 歳、ひむまんでパモでエのm n 0 0 2 コ面全 【0074】水に、ECRタイプのエッチング装置にて あたみ配器園30を形成する。

更, 步台蔣菲了阿鄭のmn00144義をひよ合肆の1例 **郵実 , 习面全多面土 f 2 個 C A V I 能 V A 公 6 単 5 円 2** リコンを頑圧CAD程により第2コンタクトホールCH くりな , コミネを示コ (g) SI図 ,コ水 [8700] らた抑制することができる。

き、第2コンタクトホールCH2の関口径の広がりをき でなくころをうる小されたの沿筒の12回々スマ1歳 よりよ合彫の「陽皷夷、きろのこ。るを去納やくモビエ 対部同ろなくそでエロ関のSHOハーホイクをくにS譲 のへり 2 類縁動計 6 8 5 層 4 スタルー 4 セオ トせひ 4 ま 22個でスマンはらならなくにいて小室。 6で口間コリ 0を露出させる第2コンタケトホールCH2を絶縁膜2 「所基本尊半丁ノ亜貫多02類縁略,い行き九くモベエ **研 0 0 7 ブ J ゴ d 太 F 支 f よ g d 人 ス F l 譲る す 青 き 卦 登** 口閣のもmn002除アコ蜀葉やくモビエの左れくロイ キセア ,コモよを示コ (1) SI図 ,コ水【ST00】 ・6 で口間を2 H D リーホイク

そくに 2 篠の 中 m n 0 0 2 体 登 口 關 , る 台 ち 出 獨 多 0 2 奥縁蛾丁ノ函質を12圏セスタ1葉、47計をセンモビエ A 17 カオールマスカ圏23 a をマスカにして100 n m せひよおらく聞々スマく譲フコ聞妻やくそゃれのとんせ

0.2

O Þ O エコーハッテスアシキエ、J 亦益ア即題のm n O O N ヤミとずれろえのへ弦基本尊半 ,いないてじ生のといく **スセンモッエタイーEシの蘇張 , O おフパち間啡な大並** 【0080】 かかる半導体装置は、ロンタクトホールの *をいてり強

> 対3 2 1 層増放くトレイト・スーツ、ひお丁れま込め単体 508層線頭ぞ込め型コ内ハーホイセセンに ,ひおブホ ち口間なれーホイクをくこるを査コSI園増減くトレド されている。絶縁酸20には半導体基板100ソース・ り、その上層を酸化シリコンからなる絶縁膜20な形成 おフパち気状なせんとくそくと○Mるを育まる「图構法 に形成されたLDD拡散圏11名よびソース・ドレイン 腹25a、ザート電極310両側部の半導体基板10中 は形成された難 パート ひし DDDサイドウォール 絶縁 出りからなるなり トトロイトのイトを配属31、その両側部 1 a およびタンサステンジスティャの上側1のドトセルジスティ 4 話館イーや脚下のくにいぐりなおれち気然ブノ介きを を図13に示す。半導体基板10上に、ゲート絶縁膜2 図面湖の盥装本等半さし散とした出鉄では登録の関画図

> > * 本地本語を製造することができる。

よう 配線の信頼性を確保した微細なコンタケトを有する **J朗咐玄スロセミアダインえのへ劢基本専半、いないフ** ひ坐のたべイスやくそいエダイーEぐの暴頭 ,ひおブホ ち随喉な大盆のハーホイグをくに , J 随帆を曳影の路頂 の聞もスマのよぶ例施実本、ごさもの土は【85700】

あ了所育よる心点勝のイベヤールスひよはイスに衝突 , はくこい青のののなな関連対象の関くにいいいた . 六末。るちでならこるや師時ごらちを坐発のてじイス モベエタ果依セントモーロロセトダ , かのるきずうち小 できる。これによりコンタクトホールのアスペクト比を 20 なくころもく 酸のよ合数の 1 陽皷実多見期の 0 8 圏線通 る埋め込み配線隔31の凹みを悪化させないで埋め込み むまご会路大土のハーホイクをくに、ぬ去のこ。るきず ならこるも>ち小のよるそ氏の陪買の治口関の15層々 スマ1歳の数式し去納やくそぐ工多B85個々スアパー たウドトせひよは22層セスマ2歳 , 可銷店ならこるも

> 載のよ合都のI 阿皷実多剛類のSS闍代太ダ2龍、O よコパン。るあからゆるきで数回きょこさましてむ不 多出比圏なくそで工の圏くにいらり法 , れち鈴舟な素質 のうをコ中マスでてくるすやくもゃえる層るおさかくに けいか媚 みれてる 6 きかかくこるろう 高水北地圏のき **よるもやくモビエ多!S園々太⋝1歳のくにじらじむま** 3 aを酸化シリコンにより形成した実施例1の場合より S 園 セスアパーセセイトせひよおらら園 セスア s 歳 , さ カ層23aを窒化シリコンにより形成していることか

スマルーセセリトせひよはらら園セスダら譲 , お丁いむ J 去大武蟬の賢்基本第半の陽誠実本の扇土【7700】

•る者でなくこるも気状を合強10ゃくに> おろこでこ話きにまられ身不10℃くにのろれれ入える

そくにお職券 よし 労難や 単独の の 発品 、 さし 扉 年 ふ て 口

8 i

そ120MSも許多21圏増雄公トリキ・スーピ、II B 構並U C L D D サイドウォール機縁膜25a, L D D 拡射 る。以上のように、ゲート絶縁聴24、ゲート電福3 ゲート電極31をマスカにして半導体基板10中にイオ のきけょる 2 類縁強ルーセウオトゼロロ」、ゴ水。るを 30 ッカを行い、LDDサイドウォール絶縁度25aを形成

0 9 多期イスピリアの用金ーセーにコ国土のSS国々ス

マS 龍,コでよを示コ (9) B I 図,コ次【2800】

。各专面研查 S S 图 C X F S 课 , 当 s 酵 對 T 刺 覷 O m n

2 1 の下層に縁圧CAD母により塞化シリコンを2 0 0

國人太下「棗二水。否本加班多12個人太下「棗、廿ち

CVD往によりポリシリコンを100mmの腹厚で推落

の絶縁聴20を形成する。次に絶縁聴20の上層に対圧

mm007型麹プンと世平のよらとこるで敷降mm00

CMP (Chemical Mechanical Polishing) 法により3

常田CVD法により約1000mmの膜厚で推補させ、

多く L U ぐ J 鎖 J し 野 苺 ま を X じ く そ 4 2 0 M 式 J 気 쟁

で덂土,ゴでよを示コ (b) BI図,コ次【4800】

· る 支 類 独 多 々 太 ぐ く

パモッエ面全のmn055丁コ園装やくモッエの左式財 平計平 ,コでもを示コ (5) 41図 ,コ水 [8800] · 各专劢班会 B S 屬用類類絲

パートウィトセロロコ、おち新華の関類のmm001丁。 D 分一ト電極3 1 および半導体基板1 0 を全面に被覆し 1を形成する。次に、離化シリコンを減圧CVD法によ 半薄体基板10中にイオン注入を行い、LDD拡散圏1 ト膜R2を除去した後, ザート電福31をマスカにして X シ リ フ い 用 多 ー サ シ ♥ て の 左 木 ー ロ て ン 仓 を 遊 』 、 ゴ 次。るを放送る1を避難イーやのドトせりなるなられる ませくそッエホ子ホ子 , m n 0 0 l き b l を 層用 酵 pp イ コペスアきょ月襲イスジィアコ賢妻やくモビエのケトも 【0082】次に、図14(b)に示すように、ECR

ベーセハ配面イーヤの脚線のmn00s0よゴーハビテ スマシキエ 、J 赤盤丁剛類のmm008多類1尺で 1丁 に、上側ゲート電極用圖316の上層にコーターを用い 水。G专和研查dIE圖用郵館イーや脚土丁台を蘇斯m n 0 0 I 少当 そんパス 多り トせいぐく モスゼン セコ 国土 の子、J 短班多 B I 8 層用 動 B I 一 子 側 不 丁 廿 去 酢 卦 m て形成した後、ポリシリコンを補圧CVD法で100m ドライ酸化法によりゲート絶縁膜24を20nmの聴厚 うに、シリコン半導体基施10上に、熱症散所を用いた 本方示习(B) 41図、节ま。各も明備了いて习出代置 鹽の置蓋朴萬半の陽皷実本の멻土, コ不以【1800】 • 6 あず 置 装 本 夢 半 る す 青 き イ セ

。るきでなとなるころもく散構をぐれゃキア

上層に上層配線を接続したり、配備ノード電極を形成し 。るで放法を聞妻本郡半の武輔で示ゴ 8 1 図 , 1 放纸を 5 0 6 图錄頒表式的興志专有多登の由m n 0 0 2 储名专 トホールCH2内に埋め込まれ、半導体基板10に接続 40 **でもくに2歳、いむませゃれもゃれのm n 0 0 2 3 面金** 【0090】水に、ECRケイプのエッチング装置にて

で加張多0 6 闡離頃そ近の世、むち蔣雄で関盟のmn 2 内を埋め込んで第1マスク層21上面を全面上100 リコンを矯圧CVD准により第2コンタクトホールCH ぐじた,コでむず示コ (i) a 1 図,コ水【9 8 0 0】 CH2の関ロエッチングと同時にエッポング除去する。 パーホイセセンに2歳のへり2類縁略おBES屬セスタ パーキウドトせひよはSSMOスアSRSおされくにい ンタカトホールCH2を絶縁聴20に関口する。窒化シ こ2歳るむさ出るきなりは関付はないない。 1 武基本事件プリ歴費多0 2 趣義戦 , の行をたくモッエ mn00~フノコペスア多1~日日へスマ1歳るで青金谷 キセマ ,コさよを示コ (h) 8 1 図 ,コ水【8 8 0 0】 カトホールCH2を関口する。

20冬霞出古柱名、関口径約200mm中の第2口分 麹縁琳丁し面貫を15層代スア1歳 いわまたくモビエ イドウォールマスケ層23aをマスカにして100nm せひよさらな爾セスマな譲丁コ聞蒸せくモビエのてトセ 【0087】水に、図16(g)に示すように、ECR 。 & 号 5

なくこその終りもmn00~は多野のハーホークセくに 、U、よぶ取扱のB & S 闘々スアルーをウツトせ。るを放 張玄 B C S 图 C X F J U L + C J Y Y + t , U 計 m n O O I 多 **セッパモッエの 8 2 國用 セスタルーセウィトセブコ 雪葵** センモベエの左式那平計平引水 , J 短班多 E 2 層用 4 ス アパートウィトセ 、甘ら新却で周期のmn001丁ノ野 カ層22及び第1コンタクトホールCH1内を全面に被 10 除去した後、窒化シリコンを殖圧CVD法にて第2マス 多I A 題イスジリブい用ターォジッての左式ーロにくむ を斑ね、ゴぐむを示コ (1) 己1図,コ次【3800】 ● 10 日間コマス圏 4

1を露出させる第1コンタクトホールCH1を第2マス S闌OKPI鹿、ひ計るとくそでエmn002丁しゴセ スア多IA類イスで
リンコ 間差
として
この
たて
コイ キセア、コ水。るであ研ま1月期1尺ジリアンセンニー をパゴくーをパロ関のパーホイグをくに I 麓の Φ m n O

6 L

。6きでなることを整盤を置 装朴蓴半の系を入でくそ I S O M , るを許多 1 セをくに

(II)

30

2 厨々太アI龍,い計当やくモビエmn002フJゴセ **スマき I 名類 1 えごくて 3 西港やくモビエの左 4 くロイ** キセケ,コでよを示コ (b) 81図,コ水【8600】 Bしてレジスト聴R1を形成する。

くニーをパコくーをパロ関のパーホイセをくにて寮の中 . mn00p0よコーパッテスアシキエ , J 赤盤ワ 刺翅の □□000多類イスでイプロ用金ーを一にコ圏土の22 國代太下公譲,习水。否有成形多公公園代太下公譲,封 D供により室化シリコンを200mmの膜厚で堆積を

ての左式一口てくぐを斑』、コ次。るも口閣コ25扇で 1を露出させる第1コンタクトホールCH1を第2マスス

1を形成する。次に第1マスク階21の上階に矯圧CV 2 関 4 K マ 1 廃 , 廿 5 酵 卦 7 卑 題 の m n 0 0 2 多 く に じ そい本のよび当日 V D 出版に関しなり 2 類様跳り次。る たより平坦化して聴厚700mmの絶縁膜20を形成す hanical Polishing) 法により300nm研磨すること 1000nmの腹厚で堆積させ、CMP (Chemical Mec ジスタを被覆して酸化シリコンを常圧CVD法により約 くで120M、コ水。るを放休ませたなくそ120M8 サート電極31、LDDサイドウォール絶縁聴25a、 ,42 類縁跳イーゼのより抵抗な数同38 晩皷実, ごぐ よで示ゴ (B) 8 1 図 、でま 。る も 即 端 ア い C コ 払 大 査 【0094】以下に、上記の本実施例の半導体装置の製 - 6名了蜀葵本尊半るす育多イセセンにソー

∖ 謝瑁な職点なり免難を対験部の無頭 , なび間暇を入口 カラブの生じてかない、半導体基板へのえぐれてひょう XなくそでエタイーEぐの無頭, O おフバちは戦功大益 (00093) かかる半導体装置は、コンタケーホイのの(-ホイウをくに、お倒装本等体を合めて [8600] 。るいてたち気形なせぐハケキさんちょ 5

厨庫イーリてのくにいぐい木ひよお、32類縁路をぐれ 4 キるむるなくにいぐ小室式なち気張い聞上の子 , N M **副卸イーし献張るむられなしる陪一の耐化スマー(歳ろょ** ドレイン拡散層12に接続している埋め込み配線層30 ・スーソフパま公の取り内ハーホイクをくに、るいフパ **ち口開なれーホイグをくにるす数コSI層増減くトリ**۶ 力、その上層を離化シリコンからなる絶縁既20か形成 お丁作玄加班なせんでくて「ROMるで許多21層増加 ベトリオ・スーVひよはII ■増並QQ」式作を放送式 膜25a、ゲート電極31の両側部の半導体基板10中 は形成された酸化シリコンのLDDサイドウォール絶縁 税動両の子、I E 郵車イーでのドトせいなるならぬd I **を耐重イーや明土のイトせいぐくモスやくをひよき b I** 5.耐力ート側下のくにいぐいた式れる気紙丁づ介きょ 2 類縁跳イーヤ、コエ01 放基本等。 も示コ71 図き 図面南の劉菱本等半式し武獎のより出去古野獎の陶献実本

してレンスト 膜 R 3 を形成する。 [0101] 次に、図20 (i) に示すように、E C R タイプのエッチング装置にてレジスト 腱 R 3 をマスグに して300nmエッチングをでにい、埋め込み配験闘30 して3 mm x y 2 V でいませんない、ないののもおりにない。 をおおれて

10098] 次に、図19(e)に示すように、マグネトロ・カオール CH2を開口する。 [0098] 次に、図19(e)に示すように、マグネトロンカオのエッチングを置にて約200nmかの開口を含すする第1マングを行い、を執験に20次のに関口する。全化シックトホール CH2を独立に、図19(g)に対してする。を形からしているの間によっチングを高22よびサイドールでは、図19(g)に対して、サールにH2を独立に、対して、の間によっチングを高数20を形成でいていて、のの99)次に、図19(g)によっチングをはよる。 20元号の関口エッチングと同時にエッチング除去する。 10つの第23 a は絶縁機20への第2コンをは正は、対し、10つの第10元がでは、10つの第10元がでは、10つの第110元がに、10つの第110元がでは、10つの第110元がでは、1000回には、100回には、

R 1 を形成する。 【O 1 O 7】次に、図2 2 (b) に示すように、レジスト値R 1 をマスクにしてR 1 E (反応性イオンエッチンツ かかなでい、第 1 マスク圏 2 1 を露出させる第 1 コンタクトホールC H 1 を第2マスク圏 2 2 ませる第 1 コンタクトホールC H 1 を第2マスク圏 2 2 4 2 第 1 コンタクトホールC H 1 を第2マスク圏 2 2

面別の国籍本籍を受ける。 「0104」を表現を表現の表別を表別を表別を表別の 「01040年では、10年間を表別を 「010年では、10年間には、10年間を 「010年では、10年間を表別を 「010年では、10年間を 「010年では、10年間を 「010年では、10年間を 「010年では、10年間を 「010年では、10年間を 「010年間を 「010年

の半導体装置を製造することができる。

(15)

。るきでなどなどこるをく 査耕を

権権とも、種か込み配額階30を形成する。 【0114】次に、図24(i)に示すように、例えば ECRタイプのエッチング装置にて全面にエッチバックを行い、第2コンタクトホールCH2内に埋め込まれ、を行い、第2コンタクトホールCH2内に埋め込まれ、

10111 次に、図23(f)に示すように、例えば 10111 次に、図23(f)に示すように、例えば ECRタイプのエッチング装置にてエッチングを行い、 第2マスク圏22およびサイドウォールマスク圏23a

d I E 關用函數イー化的上丁廿5縣對m u O O I 除了出

力:133bg, 基板温度595℃) の条件の熱CVD

3 1 a を形成し、その上層に例えばングングステンサ イドを(反応ガス:SiH.Cl./WFi=100sccw/3.6sccm、 圧

C V D 法で約100nm推補させて下側ゲート電福用屋

力:10.6kPa,基板温度620℃)の条件の積圧

· 各 使 颊 礁 秀

る半導体装置を製造することができる。

よこるを口閣をハーホイクをくこの状況直垂刮刮な職券

-) N C H 1 を第1マスケ圏2 1 に関口する。 【0 1 2 6】次に、図2 7 (d)に示すように、例えば 【0 1 2 6】次に、図2 7 (d)に示すように、例えているには、正力:3 5 P 8、基柢温度7 5 0 ℃)の条件の観型減圧 C V D 法に より空化シリコンを第1マスケ圏2 1 及び第1 2 0 n m の聴厚 トホール C H 1 内を全面に整理して約1 2 0 n m の聴厚 トホール C H 1 内を全面に整理して約1 2 0 n m の聴厚

2 を有するM O S トランジスタを形成する。 1 0 1 2 4] 次に、図 2 6 (b) に示すように、上記の 1 0 1 2 4] 次に、図 2 6 (b) に示すように、上記の ようにして形成したトランジスタなどの素子を凝して の m m 0 0 6 kにより約 6 0 0 n m 30 2 0 0 上間に例えば(反広はス・5 iH, Cl, /NH, =50sccm/5 2 0 0 上間に例えば(反広はス・5 iH, Cl, /NH, =50sccm/5 00sccm, 圧力:3 5 P a、基柢温度 7 5 0 ℃)の条件の 概型減圧 C V D 法により空化シロで約 3 0 0 n m の

25a、LDD拡散層11、ソース・ドレイン拡散層1 題24、ゲート電福31、LDDサイドウォール絶縁膜 解断イーヤ、コでもの上以。よも気形まり1日間増加くト JコセスマるIを耐磨イーサのき付 B 2 2 態縁触れート セイト世日ロコ、コ水。るで別形去 B C 2 類解跳 ハート 50℃)の条件でエッチパックを行い、LDDサイドウ 20 Q O O S : 代田 , mɔɔscom/#oɔscom/mɔɔsoh=1A/,qɔ/;qHJ : 太太次因) プコ間装やくそでエの堕跡平行平小大でた ドーへて、かち新掛丁ノ野雄コ面全多0「郊基本彰半乙 騒化シリコンを頑圧CVD岸によりサート電極31およ 別太陽、コ水。るで放張多11層増越口口」,い計多人 上電極31をマスクにして半導体基板10中にイオン注 一で、遊ぶし去網を2 異難り尽にり、コ次【2210】 いせイドのゲート電極31を形成する。

あるきまれる。
では、またいでは、またのでは、またのではないではないでは、またのでは、ないではないでは、ないではないでは、またのでは、またのでは、またのでは、まないでは、またのでは、またのでは、またのでは、またのでは、またのでは、まないでは、またのでは、まないは、まないでは、ままないでは、まないではないでは、まないではないでは、まないでは、まないでは、まないでは、まないではないではないでは、まないでは、まないでは、まないでは、まないでは

4 m も に発めることができる。
 6 128] 次に、図28 (f) に示すように、例えば [0 128] 次に、図28 (f) に示すように、例212
 5 C R サイプのエッチング装置にて第1マスク層21およびサイドウォールマスク層23aをマスクにしてエッチングを行い、絶縁聴20を貫通して半導体基板10中のソース・ドレイン拡散層12を露出させる、関口径約0ソース・ドレイン拡散層12を露出させる、関口径約00・14mかの第2コンタクトホールCH2を関口す

()()

関口してもよい。ソースドレイン拡散層はLDD構造な 50 多パーホイセモンにJ的合選与自アンカボコ土融館イー そろ麹小室くにじぐい青今期縁蛛イビサスを討え風 ,>

本もで雷をもで簡単は動用イーヤ はていない置差本 乾半るで存ませたでくそ420M, 立ま。るきでなるこ で計多更変のか酷で囲跡いむし加数を冒要の再発本、ア いてゴンガ井桑スサロての粤薗研、ヤンモッエ、遺跡ロ メケビ 、 京都聞葉、 めのこ。るきでなくこるを用動きと くそべ工の蔑酷な々執 、3 むりくそぐエアスミと越くに リヘ、今七トセヨン1、4前のせくもでエアスそとのと い。また、プラズマエッチング法としては、ECRタイ **よきブリム放構の土以腎をパチパチお園セスアパートウ** イトせびよは爾セスア 2 歳、國セスア I 歳 , 払え冊。cd なれち宝頭コ離纸の蒴実の箔土、紅脚発本【7 & I 0】

。6.ちでかくころを規則を合成るよび1.6.やくにい高 代、縮小化が進められた半導体装置に、微細で信頼性の 麻麝の聞瑟。るきで用籤きでんなおけるで聞差朴鄭半 るで声をルーホイグをくに、3おを一パくにロしんおい る 表 、聞 装 本 尊 半 の 采 己 一 尔 卜 가 八 , 今 聞 装 本 尊 半 の 冬 ス でくうく SOMのとなかれるの、お問発本【8 E I O】 · 승考5 14

よこるで武処を間接本部半るでするイセセンにお職権式 J 学師を対解的の構品、式し間吹きスロゼミてやパンえ のへ効基本尊半 ,いないてひ生のでぃイスやくモぃエキ イーモぐの暴頭、ひおアパち時帆松大雄のハーホイベゼ くに、J間畔多型銭の商買の腐々太ダ、店を間啡な太口 とうて、013数形蔵実本、コごものより【8810】 。る当でなよこるを加張コ島容了のるい

丁八ち間既な人口とうて、よ合品のである多齢を出出して 國土の醫療蹟を必必戦、考でなるこるを放張を合強イセ るで根据が出た散煌の聞義本尊半るで育まりカヤンにお 20 たくにるで無独川宝史,セムコれて。るきでなよこるも 佛味ゴるちをスロゼミアのきょ式しクッパモッエ、きず >ち小まも凹の代路式土パーホイクをくにきてしか観義 よりも出去来が多興難の06團難踊み近は世のきらざん 2コンタカトホールCHSをポリシリコンなどで埋め込 譲、されるころいて片ち牌映放慰避の12圏でスワ1歳 , ゴさち。るあで錐匠なるこるを開璧を太口やミヤ , O よゴムこ〉はアノ気張る関セスアノ策の刺激をすど財 コスログモてるも主発、るからこるを去紛を聞せスタ1 (01341 また、埋め込み配線開30aの形成後に第 。るきでなくころを口閣をハーホイクをくこの状況直垂 おおな野路からのない, 配線の信頼性を確保した整細なほぼ 一ホイカをくにのるおたゃイスやくモゃエ今果校やくト デーロロセトダ 、さ昇を登口関の敗びてし面を中せくモ ツエ、る体ムこのる作こ。ロンゴノ話き店を夏不口閣の **当むていイスモいエ、きかねらこるもうちゅきひも来跡** 可能で、第2コンタクトホールCH2のアスペカト比を ならころで小蜘蛛のよ闘々スマのお古来が多12闘々ス マ1歳、式ま。ロンゴしご録きにき込むイーセぐ麟婦中 夏不田福, O お丁片ち間県な出遊の沿肩令大弦の野の陪

。下示る了主野工気纸の關聯頭み込む則以(3) , 写書舞工口閣のハーホイセをくに 2 歳るを蔵貫多期 舞跳灯(1)、J示多野工の考練の「図は8図【8図】

多丁末野工口間のハーホイセモンに 2 歳るも断貫多剛 4 スマ1 親お (s) 、丁ま野工放纸の爾セスアハートウド トせお (P) 、J示多野工の考熱の 3 図 1 7 図 【 7 図 】 。を示るでま母工和研の顧用セスタルー

*ウイトやお(o) , T 表野工口関のハーホイクをくに そくに I 龍村 (B) , O あで図面間を示多野工遊襲の法 04 大武獎の智裝本尊半の I 限誠実の明発本的 B 図 [8 図] 法により製造した半導体装置の断面図である。

大武姓の閻義本尊半の「陽皷実の明発本おる図【る図】 (B) は埋め込み配無層の形成工程までを示す。

、丁志野江口閣のハーホイベをくに2歳るも断度多期 最端的(1) 、J示多野工の考熱のを図むも図【4図】 。专示

多丁ま母工口間のハーホイセをくに2歳るを厳責多関セ スマ L 歳 は (s) 、 丁 末 掛 工 放 張 の 豚 セ 太 ア 小 ー ま セ ド トせお (b) 、J示玄野工のき魏の2図おを図【を図】 。 も示るで 書野工 気状の 圏用 セスケ パー た ウ

イトせお(o) , アま野工口間のハーホイセをくにI 譲 お(d) 、写書野工苑班の難イスやく用れーホイヤをく CI預制(B),COT图面湖支示多野工遊鹽のお古遊 蝶の聞義本尊半の強死誠実「霧の開発本は2図【2図】 ある古図面間の間葉本葉半式し 監難のよるおよる。

2012日はな発明の第1実施形態の半導体装置の製 【明確な単層の面図】

。るちでなるこ

(12)

斑点 さいなり という に続い 信頼の信頼性を確保した 敬昭 て、0 よコムコるで去翁多爾セスタルーセセリトせひよ お願々太アされむし褻多閣籍届そ近の甦了遊去し放迷多 國韓届そ近6世のへ内パーホイクセンに ,ないよで關 1 おアノム圏セスマ 、アいおコおむる下口関フの数多路口 関のパーホイグをくに、J気殊多パートウィトセゴ整内 リーホイクセンに、別れよコ脚発本、立ま【9810】 。るきでなるこるを典點をお古遊鹽の聞差科

配線の信頼性を確保した機械なコンタケトを有する半穂 ,いむひ主のてゃイスやくそゃエタイーをぐの離頭 , J 01 崎明を主発のスロゼミで、J崎明をとな大雄の野口関の 中やくそいエグムコるもと散構いなち斉を散構れーもや ドンセムサム下却る北井路アいて3日の人スタの師下, J 用動き層々太下の爾2、丁いおコおたるも口閣での繋き 野口間のパーホイグをくに、 J 気が多パーネウドトせご 塑内ハーホイクをンに、別れよご即発本【果校の即発】 [8 8 1 0]

。るきでなくこで行き更変の々離で囲弾いなし組免 >公司費の即発本、此の子。6台与用数多数構の內顧の3

・下示多丁末程工政部の部分一く都国は コおた重慶の選挙強実と譲の開発本は12図[12図]

- (i)、でま苺工放の形は大で、(i)、
 - を示すでませい。 (内) (1) 図20月図20日図201日の報告の工程を示し、(力)

まであるで。
【図12】図12は図11の糖きの工程を示し、(1)に移籍収を関係する第2コンタクトホールの関口工程まで、(2)に対象が込み配額圏の形成工程までを示す。
「図13】図13は本発明の実施例3の製造力はより

・を示るで表表工面紙の圏用々スアルーキや(b) 、J示多路工のき熱の01回却11図[11図](c) は窓口(図) 、でま路工気形の圏々スアパーキウギトせお 路工口間のパーホイクやくに2歳るも函質多層々スア1

お爽のよぶお大武樂の2例就実の即発本は6図【6図】

・で示るで書籍工口間の1/一ホイクやくに2 (2) / 小示を録工の総合のの認めない。 (2) / 小示を録工の総合のではない。 (2) / 小小小はないではない。 (4) / 小小小にはいいました。 (5) / 小小いにはいいました。 (5) / 小いいにはいいました。 (6) / 小いいにはいいました。 (7) / 小いいにはいいました。

であるでは、(a) 「図32」図32は図30の競争の工程を示し、(a) 「図32」図32は図30の競争の工程を示し、(b) は銀む サイトナイントの間の形成工程まで、(b) は銀貨 サイトナイトシンタウト・インフェンタウト・インの間口にひむけい

・も示多でま野工気紙の圏へスケルートセイトせい。 (1) 、J示多野工のき跡の72図182図[82図] ま野工口間のパーホイベやくに2策さす歴費多期縁跳はお(1)、でま野工丸紙の関離組を必め甦れ(2)、で

まであるす。 【図27】図27は図26の競きの工程を示し、(b) はサイトサインスク月園の形成工程まで、(e) はサイトサインスク月園の形成工程まで、(e)

より製造した半海体禁電の専団図である。 「図261図2612223年では、(b) は第1マスケ圏の形の製造力は、(a) はよりに対けるの製造力はの製造工程を示す専団図であり、(a) はよりに対けるの製造工程を対して対して設定して設定して設定して、(b) は渡1コンタクトサムの関口に関


・下示多が実践工人でがそでエの圖線面を及る財工ができます。 1対に引動の強張強実を幾の開発本は32図【32図】

(B) 、(J示玄野工の考謝の82図はす2図[42図] 実践工口間のパーホイベベンに2歳名も配置玄麹韓端おお(i)、7末野工知紙の圏線通み込の野村(u)、7 の1

(b) グま野工口間のハーホイグをくに1歳以(d)

6


[9🖾] [83] BOE,08,208,208,308,308 。ft〉太の改基…X、公陪不 * ウィトせ d d J … ь ð s , 圆用 類縁 跳 小 ー た ウィト せ ロロコ…さら、類縁蝌イーヤ…もら、圏セスタルーをウ 型出価… S 、45回… H 、欝玉参… 8 、層くホーたロロマ ドンせ… B E 2 、圏用 6 スタルー k セドンせ… E 2 、圏 Κ, Ρι… Υ Ξ Υ ΠΑ, Ε S ... Ι Α Τ Κ Τ Γ Ο ... **セスマ 2 課… 5 2 、油一の園 4 スマ 1 第 … B I 2 、團** CH1, CH2…コンタカトホール, MN…配備ノー 極、33…上部電極、R1、R2、R3…レジスト膜、 でスマ1歳…13、類縁跳…03、層増油ベトリリ・ ート電極、310…上側ゲート電極、32…プレート電 10…未娘体発矩、11…ГDDជ散層、12…ハース





31


【神鏡の母供】

(11)














[Þ [⊠]





















[2 [🖾]













[8832]










[IE33]






[五日國]







[0 8 🖾]

	•		
		*	
•			